A3

C3

A1

B2

C1

N/C

VIN

VEN

GND

VOUT

A3

C3

A1

B2

C1

N/C

VIN

VEN

GND

VOUT

R1

R2

VIN

VEN

VOUT

Control

VREF

Gnd

LP3983

SNVS213A – MAY 2004 – REVISED MARCH 2013

www.ti.com

Block Diagram

Figure 1. LP3983

Connection Diagrams

Figure 2. 5 Pin DSBGA Package Top View

Figure 3. 5 Pin DSBGA Package Bottom View

See Package Number YZR0005ADA

See Package Number YZR0005ADA

PIN DESCRIPTIONS

Name

Pin No.

Name and Function

VEN

A1

Enable Input Logic,

Enables regulator when

≥ 1.2V. Disables regulator when ≤ 0.5V

GND

B2

Common Ground

VOUT

C1

Voltage Output. Connect this Output to the Load Circuit.

VIN

C3

Unregulated supply Input.

N/C

A3

No Connection. There should be no electrical connection made to this pin.

ORDERING INFORMATION(1)(2)

OUTPUT

MINIMUM

OUTPUT

ORDERABLE

GRADE

VOLTAGE (V)

QUANTITY

MEDIA

NUMBER

250

Mini-Reel

LP3983ITL-1.6

1.6

3000

Tape and Reel

LP3983ITLX-1.6

250

Mini-Reel

LP3983ITL-1.8

1.8

STD

3000

Tape and Reel

LP3983ITLX-1.8

250

Mini-Reel

LP3983ITL-2.5

2.5

3000

Tape and Reel

LP3983ITLX-2.5

(1)

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI

web site at www.ti.com.

(2)

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

2

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated

Product Folder Links: LP3983