www.ti.com

ABSOLUTE MAXIMUM RATINGS

RECOMMENDED OPERATING CONDITIONS

PCM3052A

SLES160 – NOVEMBER 2005

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated

circuits be handled with appropriate precautions. Failure to observe proper handling and installation

procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision

integrated circuits may be more susceptible to damage because very small parametric changes could

cause the device not to meet its published specifications.

over operating free-air temperature range (unless otherwise noted)(1)

PCM3052A

VCC1, VCC2, VCC3

–0.3 V to 6.5 V

Supply voltage

VDD

–0.3 V to 4 V

Supply voltage differences

VCC1, VCC2, VCC3

±0.1 V

Ground voltage differences

AGND1, AGND2, AGND3, DGND

±0.1 V

PDWN, DIN, SCKI, SDA, SCL, ADR, I2CEN

–0.3 V to 6.5 V

Digital input voltage

DOUT, LRCK, BCK, DOUTS

– 0.3 V to (VDD + 0.3 V) < 4 V

VINL, VINR, VREF1, VREF2, REFO, ATEST, L/M, VOUTR, VOUTL, VCOM,

–0.3 V to (VCC + 0.3 V) < 6.5 V

Analog input voltage

MINP, MINM, MBIAS

Input current (any pins except supplies)

±10 mA

Ambient temperature under bias

–40

°C to 125°C

Storage temperature

–55

°C to 150°C

Junction temperature

150

°C

Lead temperature (soldering)

260

°C, 5 s

Package temperature (reflow, peak)

260

°C

(1)

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings

only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating

conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

over operating free-air temperature range (unless otherwise noted)

MIN

NOM

MAX

UNIT

VDD

Digital supply voltage

3

3.3

3.6

V

VCC

Analog supply voltage

4.5

5

5.5

V

Digital input logic family

TTL

compatible

System clock

4

25

MHz

Digital input clock frequency

Sampling clock

16

96

kHz

Line input, full scale, PGA = 0 dB

3

Vp-p

Analog input voltage

Microphone input, full scale, PGA = 0 dB

30

mVp-p

Digital output load capacitance

20

pF

Line output load resistance

5

k

Ω

Line output load capacitance

50

pF

Microphone bias output load resistance

3.75

k

Ω

Reference output load resistance

250

Ω

TA

Operating free-air temperature

–40

85

°C

2