数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADRF5422BCZ 数据表(PDF) 7 Page - Analog Devices

部件名 ADRF5422BCZ
功能描述  Die on Carrier, Silicon SPDT Switch, Nonreflective, 100 MHz to 55 GHz
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADRF5422BCZ 数据表(HTML) 7 Page - Analog Devices

Back Button ADRF5422BCZ Datasheet HTML 3Page - Analog Devices ADRF5422BCZ Datasheet HTML 4Page - Analog Devices ADRF5422BCZ Datasheet HTML 5Page - Analog Devices ADRF5422BCZ Datasheet HTML 6Page - Analog Devices ADRF5422BCZ Datasheet HTML 7Page - Analog Devices ADRF5422BCZ Datasheet HTML 8Page - Analog Devices ADRF5422BCZ Datasheet HTML 9Page - Analog Devices ADRF5422BCZ Datasheet HTML 10Page - Analog Devices ADRF5422BCZ Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 13 page
background image
Data Sheet
ADRF5422
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
analog.com
Rev. 0 | 7 of 13
Figure 4. Pad Configuration
Table 6. Pad Function Descriptions
Pad Number
Mnemonic
Description
1, 3, 4, 9, 10, 12, 13, 15
GND
Ground. Bonding of these GND pads is optional. See the Applications Information section.
14
RFC
RF Common Port. The RFC pad is DC-coupled to 0 V and AC matched to 50 Ω. No DC blocking capacitor is
required when the RF line potential is equal to 0 V DC. For the interface schematic, see Figure 5.
2
RF1
RF Throw Port 1. The RF1 pad is DC-coupled to 0 V and AC matched to 50 Ω. No DC blocking capacitor is
required when the RF line potential is equal to 0 V DC. For the interface schematic, see Figure 5.
5
VDD
Positive Supply Voltage. For the interface schematic, see Figure 6.
6
CTRL
Control Input Voltage. For the interface schematic, see Figure 8.
7
EN
Enable Input Voltage. For the interface schematic, see Figure 9.
8
VSS
Negative Supply Voltage. For the interface schematic, see Figure 7.
11
RF2
RF Throw Port 2. The RF2 pad is DC-coupled to 0 V and AC matched to 50 Ω. No DC blocking capacitor is
required when the RF line potential is equal to 0 V DC. For the interface schematic, see Figure 5.
Carrier Bottom
Exposed Pad. The exposed pad must be connected to the RF and DC ground of the PCB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com