STM32F412RGY7P datasheet(28/201 Pages) STMICROELECTRONICS

28 / 201 page

Functional overview

STM32F412xE/G

28/201

DocID028087 Rev 7

There are three power modes configured by software when the regulator is ON:

•

MR is used in the nominal regulation mode (With different voltage scaling in Run mode)

In Main regulator mode (MR mode), different voltage scaling are provided to reach the

best compromise between maximum frequency and dynamic power consumption.

•

LPR is used in the Stop mode

The LP regulator mode is configured by software when entering Stop mode.

•

Power-down is used in Standby mode.

The Power-down mode is activated only when entering in Standby mode. The regulator

output is in high impedance and the kernel circuitry is powered down, inducing zero

consumption. The contents of the registers and SRAM are lost.

Depending on the package, one or two external ceramic capacitors should be connected on

the VCAP_1 and VCAP_2 pins. The VCAP_2 pin is only available for the 100 pins and 144 pins

packages.

All packages have the regulator ON feature.

3.19.2

Regulator OFF

The regulator is disabled by holding BYPASS_REG pin high.

This feature is available only on UFBGA100 and UFBGA144 packages, which feature the

BYPASS_REG pin. The WLCSP64 is available in two versions, one with a fixed enabled

regulator and one with a fixed disabled regulator (see Table 4: Regulator ON/OFF and

internal power supply supervisor availability and Section 8: Part numbering). The regulator

OFF mode allows to supply externally a V12 voltage source through VCAP_1 and VCAP_2

pins.

Since the internal voltage scaling is not managed internally, the external voltage value must

be aligned with the targeted maximum frequency.

The two 2.2 µF ceramic capacitors should be replaced by two 100 nF decoupling

capacitors.

When the regulator is OFF, there is no more internal monitoring on V12. An external power

supply supervisor should be used to monitor the V12 of the logic power domain. PA0 pin

should be used for this purpose, and act as power-on reset on V12 power domain.

In regulator OFF mode, the following features are no more supported:

•

PA0 cannot be used as a GPIO pin since it allows to reset a part of the V12 logic power

domain which is not reset by the NRST pin.

•

As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As

a consequence, PA0 and NRST pins must be managed separately if the debug

connection under reset or pre-reset is required.

STM32F412RGY7P 数据表(PDF) 28 Page - STMicroelectronics

STM32F412RGY7P 数据表(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载