数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F412RGY3P 数据表(PDF) 142 Page - STMicroelectronics

部件名 STM32F412RGY3P
功能描述  Arm®-Cortex®-M4 32b MCUFPU, 125 DMIPS, 1MB Flash, 256KB RAM, USB OTG FS, 17 TIMs, 1 ADC, 17 comm. interfaces
PDF  201 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F412RGY3P 数据表(HTML) 142 Page - STMicroelectronics

Back Button STM32F412RGY3P Datasheet HTML 138Page - STMicroelectronics STM32F412RGY3P Datasheet HTML 139Page - STMicroelectronics STM32F412RGY3P Datasheet HTML 140Page - STMicroelectronics STM32F412RGY3P Datasheet HTML 141Page - STMicroelectronics STM32F412RGY3P Datasheet HTML 142Page - STMicroelectronics STM32F412RGY3P Datasheet HTML 143Page - STMicroelectronics STM32F412RGY3P Datasheet HTML 144Page - STMicroelectronics STM32F412RGY3P Datasheet HTML 145Page - STMicroelectronics STM32F412RGY3P Datasheet HTML 146Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 201 page
background image
Electrical characteristics
STM32F412xE/G
142/201
DocID028087 Rev 7
Equation 1: RAIN max formula
The formula above (Equation 1) is used to determine the maximum external impedance
allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of
sampling periods defined in the ADC_SMPR1 register.
fS(2)
Sampling rate
(fADC = 30 MHz, and
tS = 3 ADC cycles)
12-bit resolution
Single ADC
-
-
2
Msps
12-bit resolution
Interleave Dual ADC
mode
-
-
3.75
Msps
12-bit resolution
Interleave Triple ADC
mode
-
-
6
Msps
IVREF+(2)
ADC VREF DC current
consumption in conversion
mode
-
-
300
500
µA
IVDDA(2)
ADC VDDA DC current
consumption in conversion
mode
--
1.6
1.8
mA
1. VDDA minimum value of 1.7 V is possible with the use of an external power supply supervisor (refer to Section 3.18.2:
Internal reset OFF).
2. Guaranteed by characterization, not tested in production.
3. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.
4. RADC maximum value is given for VDD=1.7 V, and minimum value for VDD=3.3 V.
5. For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 72.
Table 72. ADC characteristics (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 73. ADC accuracy at fADC = 18 MHz(1)
1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.
Symbol
Parameter
Test conditions
Typ
Max(2)
2. Guaranteed by characterization, not tested in production.
Unit
ET
Total unadjusted error
fADC =18 MHz
VDDA = 1.7 to 3.6 V
VREF = 1.7 to 3.6 V
VDDA −VREF < 1.2 V
±3
±4
LSB
EO
Offset error
±2
±3
EG
Gain error
±1
±3
ED
Differential linearity error
±1
±2
EL
Integral linearity error
±2
±3
RAIN
k0.5
()
fADC CADC
2
N
2
+
()
ln
×
×
----------------------------------------------------------------
RADC
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com