74VHC08

QUAD 2-INPUT AND GATE

PRELIMINARY DATA

®

June 1999

s

s

LOW POWER DISSIPATION:

s

HIGH NOISE IMMUNITY:

s

POWER DOWN PROTECTION ON INPUTS

s

SYMMETRICAL OUTPUT IMPEDANCE:

s

BALANCED PROPAGATION DELAYS:

s

OPERATING VOLTAGE RANGE:

s

PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 08

s

IMPROVED LATCH-UP IMMUNITY

s

DESCRIPTION

The 74VHC08 is an advanced high-speed CMOS

QUAD 2-INPUT AND GATE fabricated with

sub-micron silicon gate and double-layer metal

wiring C

The internal circuit is composed of 2 stages

including buffer output, which provide high noise

immunity and stable output.

Power down protection is provided on all inputs

and 0 to 7V can be accepted on inputs with no

regard to the supply voltage. This device can be

used to interface 5V to 3V.

All inputs

and

outputs are

equipped with

protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess

voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

ORDER CODES :

74VHC08M

74VHC08T

M

(Micro Package)

T

(TSSOP Package)

1/7