 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
STM32F427NET6XXX 数据表(PDF) 171 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F427NET6XXX 数据表(HTML) 171 Page - STMicroelectronics |
|
|
171 / 231 page  DocID024030 Rev 6 171/231 STM32F427xx STM32F429xx Electrical characteristics 192 Figure 59. Synchronous multiplexed NOR/PSRAM read timings Table 94. Synchronous multiplexed NOR/PSRAM read timings(1)(2) Symbol Parameter Min Max Unit tw(CLK) FMC_CLK period 2THCLK − 1 - ns td(CLKL-NExL) FMC_CLK low to FMC_NEx low (x=0..2) - 0 ns td(CLKH_NExH) FMC_CLK high to FMC_NEx high (x= 0…2) THCLK -ns td(CLKL-NADVL) FMC_CLK low to FMC_NADV low - 0 ns td(CLKL-NADVH) FMC_CLK low to FMC_NADV high 0 - ns td(CLKL-AV) FMC_CLK low to FMC_Ax valid (x=16…25) - 0 ns td(CLKH-AIV) FMC_CLK high to FMC_Ax invalid (x=16…25) 0 - ns td(CLKL-NOEL) FMC_CLK low to FMC_NOE low - THCLK+0.5 ns td(CLKH-NOEH) FMC_CLK high to FMC_NOE high THCLK − 0.5 - ns td(CLKL-ADV) FMC_CLK low to FMC_AD[15:0] valid - 0.5 ns td(CLKL-ADIV) FMC_CLK low to FMC_AD[15:0] invalid 0 - ns |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
