STM32F427NET7 datasheet(161/231 Pages) STMICROELECTRONICS

161 / 231 page

DocID024030 Rev 6

161/231

STM32F427xx STM32F429xx

Electrical characteristics

192

RLOAD(2) Resistive load with buffer ON

RO(2)

Impedance output with buffer

OFF

When the buffer is OFF, the Minimum

resistive load between DAC_OUT and

VSS to have a 1% accuracy is 1.5 MΩ

CLOAD(2) Capacitive load

Maximum capacitive load at DAC_OUT

pin (when the buffer is ON).

DAC_OUT

min(2)

Lower DAC_OUT voltage

with buffer ON

0.2

It gives the maximum output excursion of

the DAC.

It corresponds to 12-bit input code

(0x0E0) to (0xF1C) at VREF+ = 3.6 V and

(0x1C7) to (0xE38) at VREF+ = 1.7 V

DAC_OUT

max(2)

Higher DAC_OUT voltage

with buffer ON

VDDA −

0.2

DAC_OUT

min(2)

Lower DAC_OUT voltage

with buffer OFF

-0.5

It gives the maximum output excursion of

the DAC.

DAC_OUT

max(2)

Higher DAC_OUT voltage

with buffer OFF

VREF+ −

1LSB

IVREF+(4)

DAC DC VREF current

consumption in quiescent

mode (Standby mode)

-170

240

µA

With no load, worst code (0x800) at

VREF+ = 3.6 V in terms of DC

consumption on the inputs

-50

With no load, worst code (0xF1C) at

VREF+ = 3.6 V in terms of DC

consumption on the inputs

IDDA(4)

DAC DC VDDA current

consumption in quiescent

mode(3)

-280

380

µA

With no load, middle code (0x800) on the

inputs

-475

625

µA

With no load, worst code (0xF1C) at

VREF+ = 3.6 V in terms of DC

consumption on the inputs

DNL(4)

Differential non linearity

Difference between two

consecutive code-1LSB)

±0.5

LSB Given for the DAC in 10-bit configuration.

±2

LSB Given for the DAC in 12-bit configuration.

INL(4)

Integral non linearity

(difference between

measured value at Code i

and the value at Code i on a

line drawn between Code 0

and last Code 1023)

±1

LSB Given for the DAC in 10-bit configuration.

±4

LSB Given for the DAC in 12-bit configuration.

Offset(4)

Offset error

(difference between

measured value at Code

(0x800) and the ideal value =

VREF+/2)

±10

mV Given for the DAC in 12-bit configuration

±3

LSB

Given for the DAC in 10-bit at VREF+ =

3.6 V

±12

LSB

Given for the DAC in 12-bit at VREF+ =

3.6 V

Gain

error(4)

Gain error

±0.5

Given for the DAC in 12-bit configuration

Table 85. DAC characteristics (continued)

Symbol

Parameter

Min

Typ

Max

Unit

Comments

STM32F427NET7 数据表(PDF) 161 Page - STMicroelectronics

STM32F427NET7 数据表(HTML) 161 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32F427NET7 数据表(PDF) 161 Page - STMicroelectronics

STM32F427NET7 数据表(HTML) 161 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载