| 数据搜索系统,热门电子元器件搜索 |
|
TUSB4041IPAPR 数据表(PDF) 30 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TUSB4041IPAPR 数据表(HTML) 30 Page - Texas Instruments |
|
30 / 48 page ![]() VBUS USB_DP_UP USB_DM_UP R5 1 M TUSB4041I_PAP U1A USB_VBUS 16 USB_DP_UP 21 USB_DM_UP 22 FULLPWRMGMTZ/SMBA1 8 GANGED/SMBA2/HS_UP 10 C3 0.001 µF R2 10 K 1% 0402 1% R3 4.7 K R4 4.7 K C2 0.1 µF C1 10 µF +5V DM DP GND J1 Type B USB-Shield 3 1 2 4 5 6 R1 90.9 K 0402 1% Copyright © 2016, Texas Instruments Incorporated 30 TUSB4041I SLLSEK3E – JULY 2015 – REVISED SEPTEMBER 2017 www.ti.com Product Folder Links: TUSB4041I Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated Typical Application (continued) 9.2.1 Design Requirements For this design example, use the parameters listed in Table 26. Table 26. Design Parameters DESIGN PARAMETER EXAMPLE VALUE VDD supply 1.1 V VDD33 supply 3.3 V Upstream port USB support (HS, FS) HS, FS Downstream port 1 USB support (HS, FS, LS) HS, FS, LS Downstream port 2 USB support (HS, FS, LS) HS, FS, LS Downstream port 3 USB support (HS, FS, LS) HS, FS, LS Downstream port 4 USB support (HS, FS, LS) HS, FS, LS Number of removable downstream ports 4 Number of non-removable downstream ports 0 Full power management of downstream ports Yes (FULLPWRMGMTZ = 0) Individual control of downstream port power switch Yes (GANGED = 0) Power switch enable polarity Active high (PWRCTL_POL = 1) Battery charge support for downstream port 1 Yes Battery charge support for downstream port 2 Yes Battery charge support for downstream port 3 Yes Battery charge support for downstream port 4 Yes I2C EEPROM support No 24-MHz clock source Crystal 9.2.2 Detailed Design Procedure 9.2.2.1 Upstream Port Implementation Figure 26. Upstream Port Implementation The upstream of the TUSB4041I device is connected to a USB2 Type B connector. This particular example has GANGED pin and FULLPWRMGMTZ pin pulled low, which results in individual power support each downstream port. The VBUS signal from the USB2 Type B connector is feed through a voltage divider. The purpose of the voltage divider is to make sure the level meets USB_VBUS input requirements |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |