TEST CIRCUIT

VOLTAGE WAVEFORMS

50 Ω

50%

50%

−3 V

3 V

1.5 V

1.5 V

Output

Input

VOL

VOH

tPHL

Generator

(see Note B)

tPLH

Output

EN

0 V

CL

(see Note A)

NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: ZO = 50 Ω, 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns.

50 Ω

TEST CIRCUIT

VOLTAGE WAVEFORMS

0 V

3 V

Output

Input

VOL

VOH

tPLH

Generator

(see Note B)

RL

3 V

PWRDOWN

RS-232

Output

tPHL

CL

(see Note A)

NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, ZO = 50 Ω, 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns.

50%

50%

1.5 V

1.5 V

50 Ω

TEST CIRCUIT

VOLTAGE WAVEFORMS

−3 V

−3 V

3 V

3 V

0 V

3 V

1.5 V

1.5 V

Output

Input

VOL

VOH

tTLH

Generator

(see Note B)

RL

RS-232

Output

tTHL

CL

(see Note A)

SR(tr)

6 V

t

THL

or t

TLH

3 V

PWRDOWN

NOTES: A. CL includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, ZO = 50 Ω, 50% duty cycle, tr ≤ 10 ns, tf ≤ 10 ns.

8

MAX3222

SLLS408H – JANUARY 2000 – REVISED OCTOBER 2016

www.ti.com

Product Folder Links: MAX3222

Submit Documentation Feedback

Copyright © 2000–2016, Texas Instruments Incorporated

7 Parameter Measurement Information

Figure 3. Driver Slew Rate

Figure 4. Driver Pulse Skew

Figure 5. Receiver Propagation Delay Times