AM486DE2 datasheet(2/52 Pages) AMD

2 / 52 page

Am486DE2 Microprocessor

BLOCK DIAGRAM

ADS, W/R, D/C, M/IO,

PCD, PWT, RDY, LOCK,

PLOCK, BOFF, A20M,

BREQ, HOLD, HLDA,

RESET, INTR, NMI,

FERR, UP, IGNNE, SMI,

SMIACT, SRESET

Control

ROM

Floating-

Point

File

Floating-

Point

Unit

Micro-instruction

Decoded

Instruction

Path

Instruction

Decode

Code

Stream

Displacement Bus

32-Byte

Code Queue

2x16 Bytes

Prefetcher

128

JTAG

TDI, TCK,

TDO, TMS

PCHK,

DP3–DP0

Parity

Generation

and Control

Cache

Control

KEN, FLUSH,

AHOLD, CACHE,

EADS, INV,

WB/WT, HITM

BS16, BS8

Bus Size

Control

Burst Bus

Control

BRDY, BLAST

Bus Control

Request

Sequencer

Data Bus

Transceivers

D31–D0

Writeback

Buffers

4x32

Copyback

Buffers

4x32

Write

Buffers

4x32

Address

Drivers

A31–A2

BE3–BE0

Bus Interface

Clock

Generator

CLK

STPCLK

Clock

Interface

32-Bit Data Bus

32-Bit Linear Address

Barrel

Shifter

File

ALU

Physical

Address

Segmentation

Unit

Descriptor

Registers

Limit and

Attribute

PLA

Paging Unit

Translation

Lookaside

Buffer

PCD, PWT

Physical

Address

8-Kbyte

Cache

Cache Unit

Central and

Protection

Test Unit

VOLDET

V, V

Power

Plane

AM486DE2 数据表(PDF) 2 Page - Advanced Micro Devices

AM486DE2 数据表(HTML) 2 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载

链接网址

AM486DE2 数据表(PDF) 2 Page - Advanced Micro Devices

AM486DE2 数据表(HTML) 2 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表 下载

链接网址

数据表下载