5 Pin Configuration and Functions

1

2

3

7

4

5

6

14

13

12

8

11

10

9

GND

SER

RCLK

SRCLK

V

CC

15

16

Q

B

Q

C

Q

D

Q

E

Q

F

Q

G

Q

H

Q

A

OE

SRCLR

Q

H¶

D or PW Package 16-Pin SOIC or TSSOP Top View

Pin Functions

PIN

TYPE

DESCRIPTION

NAME

NO.

QB

1

Output

QB output (open-drain)

QC

2

Output

QC output (open-drain)

QD

3

Output

QD output (open-drain)

QE

4

Output

QE output (open-drain)

QF

5

Output

QF output (open-drain)

QG

6

Output

QG output (open-drain)

QH

7

Output

QH output (open-drain)

GND

8

—

Ground

QH'

9

Output

Serial output, can be used for cascading (push-pull)

SRCLR

10

Input

Shift register clear, active low

SRCLK

11

Input

Shift register clock, rising edge triggered

RCLK

12

Input

Output register clock, rising edge triggered

OE

13

Input

Output Enable, active low

SER

14

Input

Serial input

QA

15

Output

QA output (open-drain)

VCC

16

—

Positive supply

Thermal Pad 1

—

The thermal pad can be connect to GND or left floating. Do not connect to any other signal

or supply.

1. BQ package only.

www.ti.com

SN74HCS596

SCLS840 – AUGUST 2020

Copyright © 2020 Texas Instruments Incorporated

Submit Document Feedback

3

Product Folder Links: SN74HCS596