ADS8317

www.ti.com .................................................................................................................................................... SBAS356D – JUNE 2007 – REVISED OCTOBER 2009

TIMING INFORMATION (continued)

Timing Characteristics

SYMBOL

DESCRIPTION

MIN

TYP

MAX

UNIT

tSMPL

Analog input sample time

4.5

5.0

DCLOCKs

tCONV

Conversion time

16

DCLOCKs

tCYC

Complete cycle time

22

DCLOCKs

tCSD

CS falling to DCLOCK low

0

ns

tSUCS

CS falling to DCLOCK rising

20

ns

tHDO

DCLOCK falling to current DOUT not valid

5

15

ns

tDIS

CS rising to DOUT 3-state

70

100

ns

tEN

DCLOCK falling to DOUT enabled

20

50

ns

tF

DOUT fall time

5

25

ns

tR

DOUT rise time

7

25

ns

Copyright © 2007–2009, Texas Instruments Incorporated

Submit Documentation Feedback

9

Product Folder Link(s): ADS8317