| 数据搜索系统,热门电子元器件搜索 |
|
TS4890 数据表(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
TS4890 数据表(HTML) 12 Page - STMicroelectronics |
|
12 / 46 page ![]() Electrical characteristics TS4890 12/46 DocID8396 Rev 7 1. Standby mode is active when Vstdby is tied to GND. 2. Dynamic measurements - 20*log(RMS(Vout)/RMS(Vripple)). Vripple is the superimposed sinus signal to VCC @ f = 217 Hz. Table 8. Electrical characteristics (VCC= +2.2 V, GND= 0 V, Tamb = 25 °C, unless otherwise specified) Symbol Parameter Min. Typ. Max. Unit ICC Supply current no input signal, no load 58 mA ISTANDBY Standby current (1), no input signal, Vstdby = GND, RL = 8 Ω 1. Standby mode is active when Vstdby is tied to GND. 10 1000 nA Voo Output offset voltage no input signal, RL = 8 Ω 520 mV Po Output power THD = 1% max., f = 1 kHz, RL = 8 Ω 180 mW THD + N Total harmonic distortion + noise Po = 200 mW RMS, Gv = 2, 20 Hz < f < 20 kHz, RL = 8 Ω 0.15 % PSRR Power supply rejection ratio (2) f = 217 Hz, RL = 8 Ω, RFeed = 22 kΩ, Vripple = 100 mV RMS 2. Dynamic measurements - 20*log(RMS(Vout)/RMS(Vripple)). Vripple is the superimposed sinus signal to VCC @ f = 217 Hz. 77 dB ɸ M Phase margin at unity gain RL = 8 Ω, CL = 500 pF 70 Degrees GM Gain margin RL = 8 Ω, CL = 500 pF 20 dB GBP Gain bandwidth product RL = 8 Ω 2MHz |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |