数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA529 数据表(PDF) 21 Page - STMicroelectronics

部件名 STA529
功能描述  FFX™ audio codec with analog and digital inputs and 2 x 1.2 W (or 2 x 100 mW HP) class-D amplifier
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA529 数据表(HTML) 21 Page - STMicroelectronics

Back Button STA529 Datasheet HTML 17Page - STMicroelectronics STA529 Datasheet HTML 18Page - STMicroelectronics STA529 Datasheet HTML 19Page - STMicroelectronics STA529 Datasheet HTML 20Page - STMicroelectronics STA529 Datasheet HTML 21Page - STMicroelectronics STA529 Datasheet HTML 22Page - STMicroelectronics STA529 Datasheet HTML 23Page - STMicroelectronics STA529 Datasheet HTML 24Page - STMicroelectronics STA529 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 57 page
background image
STA529
PLL
Doc ID 13095 Rev 3
21/57
Input frequency divider
This frequency divider divides the PLL input clock CLKIN by a factor called the input division
factor (IDF) to generate the PFD input frequency INFIN.
Loop frequency divider
This frequency divider is present within the PLL for dividing fVCO by a factor called the loop
division factor (LDF). The output of this block is clock FBCLK.
Output frequency divider
The output frequency divider divides fVCO by the output division factor (ODF) to produce the
output clock PHI and the clock to the core. In the STA529, ODF = 2 and cannot be
reconfigured.
Lock-detect circuit
The output of this block (signal LOCKP) is asserted high when the PLL enters the state of
Coarse Lock in which the output frequency is within ±10%, approximately, of the desired
frequency. LOCKP is refreshed every 32 cycles of clock INFIN. The generated value is
based on the result of comparing the number of FBCLK cycles in a window of 14 INFIN
cycles. The different cases generated after comparison are as follows.
If LOCKP is already at 0, then in the next refresh cycle LOCKP goes to 1 if the number
of FBCLK cycles in the 14-cycle INFIN window is 13, 14, or 15. Otherwise LOCKP
stays at 0.
If LOCKP is already at 1, then in the next refresh cycle LOCKP goes to 0 if the number
of FBCLK cycles in the 25-cycle INFIN window is less than 11 or higher than 17,
otherwise LOCKP stays at 1.
If LOCKP is already at 1 and CLKIN is lost (no longer present on the input pin), LOCKP
stays at 1. In this case, the PLL is unlocked.
PLL filter
Figure 6 below shows the PLL filter circuit. Recommended values are R1 = 12.5 k
Ω,
C1 = 250 pF and C2 = 82 pF.
Figure 6.
PLL filter circuit
Table 12 on page 16 gives a typical lock time value for the PLL.
C2
R1
C1
Vc
Ground



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com