数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA559BW 数据表(PDF) 39 Page - STMicroelectronics

部件名 STA559BW
功能描述  5 V, 2 A, 2.1 channel high-efficiency digital audio system Sound Terminal
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA559BW 数据表(HTML) 39 Page - STMicroelectronics

Back Button STA559BW Datasheet HTML 35Page - STMicroelectronics STA559BW Datasheet HTML 36Page - STMicroelectronics STA559BW Datasheet HTML 37Page - STMicroelectronics STA559BW Datasheet HTML 38Page - STMicroelectronics STA559BW Datasheet HTML 39Page - STMicroelectronics STA559BW Datasheet HTML 40Page - STMicroelectronics STA559BW Datasheet HTML 41Page - STMicroelectronics STA559BW Datasheet HTML 42Page - STMicroelectronics STA559BW Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 67 page
background image
DocID18190 Rev 3
39/67
STA559BW
Register description
67
Invalid input detect mute enable
Setting the IDE bit enables this function, which looks at the input I²S data and automatically
mutes if the signals are perceived as invalid.
Binary output mode clock loss detection
Detects loss of input MCLK in binary mode and will output 50% duty cycle.
LRCK double trigger protection
LDTE, when enabled, prevents double trigger of LRCLK on instable I²S input.
Auto EAPD on clock loss
When active, issues a power device power down signal (EAPD) on clock loss detection.
IC power down
Table 44. Invalid input detect mute enable
Bit
R/W
RST
Name
Description
2R/W
1
IDE
0: disables the automatic invalid input detect mute
1: enables the automatic invalid input detect mute
Table 45. Binary output mode clock loss detection
Bit
R/W
RST
Name
Description
3R/W
1
BCLE
0: binary output mode clock loss detection disabled
1: binary output mode clock loss detection enable
Table 46. LRCK double trigger protection
Bit
R/W
RST
Name
Description
4R/W
1
LDTE
0: LRCLK double trigger protection disabled
1: LRCLK double trigger protection enabled
Table 47. Auto EAPD on clock loss
Bit
R/W
RST
Name
Description
5R/W
0
ECLE
0: auto EAPD on clock loss not enabled
1: auto EAPD on clock loss
Table 48. IC power down
Bit
R/W
RST
Name
Description
6R/W
1
PWDN
0: IC power down low-power condition
1: IC normal operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com