SPC563M64L7 datasheet(21/128 Pages) STMICROELECTRONICS

21 / 128 page

DocID14642 Rev 12

21/128

SPC563M64x, SPC563M60x

Overview

127

based upon the ID of the last master to be granted access. The crossbar provides the

following features:



3 master ports:

–

e200z335 core complex Instruction port

–

e200z335 core complex Load/Store port

–eDMA



4 slave ports

–

FLASH

–

Calibration bus

–SRAM

–

Peripheral bridge A/B (eTPU2, eMIOS, SIU, DSPI, eSCI, FlexCAN, eQADC, BAM,

decimation filter, PIT, STM and SWT)



32-bit internal address, 64-bit internal data paths

2.3.3

eDMA

The enhanced direct memory access (eDMA) controller is a second-generation module

capable of performing complex data movements via 32 programmable channels, with

minimal intervention from the host processor. The hardware micro architecture includes a

DMA engine which performs source and destination address calculations, and the actual

data movement operations, along with an SRAM-based memory containing the transfer

control descriptors (TCD) for the channels. This implementation is utilized to minimize the

overall block size. The eDMA module provides the following features:



All data movement via dual-address transfers: read from source, write to destination



Programmable source and destination addresses, transfer size, plus support for

enhanced addressing modes



Transfer control descriptor organized to support two-deep, nested transfer operations



An inner data transfer loop defined by a “minor” byte transfer count



An outer data transfer loop defined by a “major” iteration count



Channel activation via one of three methods:

–

Explicit software initiation

–

Initiation via a channel-to-channel linking mechanism for continuous transfers

–

Peripheral-paced hardware requests (one per channel)



Support for fixed-priority and round-robin channel arbitration



Channel completion reported via optional interrupt requests



1 interrupt per channel, optionally asserted at completion of major iteration count



Error termination interrupts are optionally enabled



Support for scatter/gather DMA processing



Channel transfers can be suspended by a higher priority channel

2.3.4

Interrupt controller

The INTC (interrupt controller) provides priority-based preemptive scheduling of interrupt

requests, suitable for statically scheduled hard real-time systems. The INTC allows interrupt

request servicing from up to 191 peripheral interrupt request sources, plus 165 sources

reserved for compatibility with other family members).

SPC563M64L7 数据表(PDF) 21 Page - STMicroelectronics

SPC563M64L7 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载