SPC563M60L7 datasheet(13/128 Pages) STMICROELECTRONICS

13 / 128 page

DocID14642 Rev 12

13/128

SPC563M64x, SPC563M60x

Overview

127

– Provided by hardware connection to processor or read from register

–

Each interrupt source can be programmed to one of 16 priorities

–Preemption

– Preemptive prioritized interrupt requests to processor

– ISR at a higher priority preempts ISRs or tasks at lower priorities

– Automatic pushing or popping of preempted priority to or from a LIFO

– Ability to modify the ISR or task priority. Modifying the priority can be used to

implement the Priority Ceiling Protocol for accessing shared resources.

–

Low latency—three clocks from receipt of interrupt request from peripheral to

interrupt request to processor



Frequency Modulating Phase-locked loop (FMPLL)

–

Reference clock pre-divider (PREDIV) for finer frequency synthesis resolution

–

Reduced frequency divider (RFD) for reducing the FMPLL output clock frequency

without forcing the FMPLL to re-lock

–

System clock divider (SYSDIV) for reducing the system clock frequency in normal

or bypass mode

–

Input clock frequency range from 4 MHz to 20 MHz before the pre-divider, and

from 4 MHz to 16 MHz at the FMPLL input

–

Voltage controlled oscillator (VCO) range from 256 MHz to 512 MHz

–

VCO free-running frequency range from 25 MHz to 125 MHz

–

Four bypass modes: crystal or external reference with PLL on or off

–

Two normal modes: crystal or external reference

–

Programmable frequency modulation

– Triangle wave modulation

– Register programmable modulation frequency and depth

–

Lock detect circuitry reports when the FMPLL has achieved frequency lock and

continuously monitors lock status to report loss of lock conditions

– User-selectable ability to generate an interrupt request upon loss of lock

– User-selectable ability to generate a system reset upon loss of lock

–

Clock quality monitor (CQM) module provides loss-of-clock detection for the

FMPLL reference and output clocks

– User-selectable ability to generate an interrupt request upon loss of clock

– User-selectable ability to generate a system reset upon loss of clock

– Backup clock (reference clock or FMPLL free-running) can be applied to the

system in case of loss of clock



Calibration bus interface (EBI)

–

Available only in the calibration package (496 CSP package)

–

1.8 V to 3.3 V ± 10% I/O (1.6 V to 3.6 V)

–

Memory controller with support for various memory types

–

16-bit data bus, up to 22-bit address bus

–

Selectable drive strength

–

Configurable bus speed modes

–Bus monitor

–

Configurable wait states

SPC563M60L7 数据表(PDF) 13 Page - STMicroelectronics

SPC563M60L7 数据表(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载