For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance (RDS(ON)) of the

pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for

that current scales accordingly. The following equation calculates the RDS(ON) of the device.

R

=

DS(ON)

V

DO

I

RATED

(1)

6.3.3 Current Limit

6.3.3.1 Current Limit (Legacy Chip)

The internal current-limit circuit protects the LDO against high-current faults or shorting events. The LDO is

not designed to operate in a steady-state current limit. During a current-limit event, the LDO sources constant

current. Therefore, the output voltage falls when the output impedance decreases. If current limit occurs and the

resulting output voltage is low, excessive power is potentially dissipated across the LDO, resulting in a thermal

shutdown of the output. The LP2992 features a foldback current limit that allows a high peak current when VOUT

> 0.5V. The device then reduces the maximum output current when VOUT is forced to ground.

6.3.3.2 Current Limit (New Chip)

The device has an internal current limit circuit that protects the regulator during transient high-load current faults

or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme

limits the output current to the current limit (ICL). ICL is listed in the Electrical Characteristics table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the

device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current

limit, the pass transistor dissipates power [(VIN – VOUT) × ICL]. If thermal shutdown is triggered, the device

turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the

output current fault condition continues, the device cycles between current limit and thermal shutdown. For more

information on current limits, see the Know Your Limits application note.

Figure 6-1 shows a diagram of the current limit.

VOUT(NOM)

0 V

0 mA

VOUT

ICL

IRATED

IOUT

Brickwall

Figure 6-1. Current Limit

6.3.4 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a

controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input

drops during turn on, the UVLO has hysteresis as specified in the Electrical Characteristics table.

www.ti.com

LP2992

SNVS171L – NOVEMBER 2001 – REVISED FEBRUARY 2025

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

19

Product Folder Links: LP2992