| 数据搜索系统,热门电子元器件搜索 |
|
LP5569RTWRG4 数据表(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP5569RTWRG4 数据表(HTML) 7 Page - Texas Instruments |
|
7 / 93 page ![]() 7 LP5569 www.ti.com SNVSAP8A – JULY 2017 – REVISED SEPTEMBER 2017 Product Folder Links: LP5569 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated (1) Output-current accuracy is the difference between the actual value of the output current and the programmed value of this current. Matching is the maximum difference from the average. For the constant-current outputs on the device (LED0 to LED8), the following are determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of all outputs (AVG). The matching number is calculated: (MAX – MIN) / AVG. The typical specification provided is the most likely norm of the matching figure for all devices. Note that some manufacturers have different definitions in use. (2) Saturation voltage is defined as the voltage when the LED current has dropped 10% from the value measured at 1 V. 7.7 LED Current Sinks Electrical Characteristics PARAMETER TEST CONDITIONS MIN TYP MAX UNIT ILEAKAGE Leakage current (LED0 to LED8) PWM = 0%, VLED = 5 V 1 µA IMAX Maximum sink current 24.5 25.5 26.5 mA ILED_ACC Sink current accuracy(1) Current set to 17.5 mA. PWM = 100% –4.5% 4.5% ILED_MATCH Matching(1) Current set to 17.5 mA 1% 2.5% ƒLED LED switching frequency 19.5 kHz VSAT Saturation voltage(2) Output current set to 25.5 mA 90 110 mV 7.8 Logic Interface Characteristics PARAMETER TEST CONDITIONS MIN TYP MAX UNIT LOGIC INPUT (EN/PWM, SCL, ADDR) VIL Input low level 0.4 V VIH Input high level 1.25 V Ilkg Input leakage current VI ≤ VVIN –1 1 µA LOGIC OUTPUT (SDA, GPIO/TRIG/INT, CLK) VIL Input low level Pin configured as input 0.4 V VIH Input high level Pin configured as input 1.25 V Ilkg Input leakage current Pin configured as input, VVIN = 5.5 V, VI ≤ VVIN –1 1 µA VOL Output low level IPULLUP = 3 mA 0.2 0.5 V IL Output leakage current Pin configured as output, Hi- Z state 1 µA 7.9 Timing Requirements (EN/PWM) MIN TYP MAX UNIT tEN Enable time, EN/PWM first rising edge until first I2C access 2 3 ms tEN_TIMEOUT EN timeout, EN/PWM = low time while in standby mode (enable function) 15 ms tPWM_TIMEOUT PWM timeout, EN/PWM = low time while in normal mode (PWM function) 15 ms PWMres Resolution for EN/PWM input when configured as PWM, fPWM =10 kHz 10 bits |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |