DB

AO

EN

VSS

S 1A

S 2A

S 3A

DA

A1

GND

VDD

S 1B

S 2B

S 3B

S 4B

S 4A

Via to

ground plane

Via to

ground plane

MUX36D04 IPW

C

C

Via to

ground plane

AO

EN

VSS

S1

S2

S3

D

A 1

A2

GND

V

DD

S5

S6

S7

S8

S4

Via to

ground plane

Via to

ground plane

MUX36S08 IPW

C

C

30

MUX36S08, MUX36D04

SBOS705D – JANUARY 2016 – REVISED FEBURARY 2019

www.ti.com

Product Folder Links: MUX36S08 MUX36D04

Submit Documentation Feedback

Copyright © 2016–2019, Texas Instruments Incorporated

12 Layout

12.1 Layout Guidelines

Figure 46 illustrates an example of a PCB layout with the MUX36S08IPW, and Figure 47 illustrates an example

of a PCB layout with MUX36D04IPW.

Some key considerations are:

1. Decouple the VDD and VSS pins with a 0.1-µF capacitor, placed as close to the pin as possible. Make sure

that the capacitor voltage rating is sufficient for the VDD and VSS supplies.

2. Keep the input lines as short as possible. In case of the differential signal, make sure the A inputs and B

inputs are as symmetric as possible.

3. Use a solid ground plane to help distribute heat and reduce electromagnetic interference (EMI) noise pickup.

4. Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if

possible, and only make perpendicular crossings when necessary.

12.2 Layout Example

Figure 46. MUX36S08IPW Layout Example

Figure 47. MUX36D04IPW Layout Example