数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M41ST87YMX6TR 数据表(PDF) 19 Page - STMicroelectronics

部件名 M41ST87YMX6TR
功能描述  5.0 and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M41ST87YMX6TR 数据表(HTML) 19 Page - STMicroelectronics

Back Button M41ST87YMX6TR Datasheet HTML 15Page - STMicroelectronics M41ST87YMX6TR Datasheet HTML 16Page - STMicroelectronics M41ST87YMX6TR Datasheet HTML 17Page - STMicroelectronics M41ST87YMX6TR Datasheet HTML 18Page - STMicroelectronics M41ST87YMX6TR Datasheet HTML 19Page - STMicroelectronics M41ST87YMX6TR Datasheet HTML 20Page - STMicroelectronics M41ST87YMX6TR Datasheet HTML 21Page - STMicroelectronics M41ST87YMX6TR Datasheet HTML 22Page - STMicroelectronics M41ST87YMX6TR Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 54 page
background image
M41ST87W
Operating modes
DocID9497 Rev 11
19/54
2.6.3
Tamper interrupt enable bits (TIE1 and TIE2)
If this bit is set to a logic '1,' the
IRQ/OUTpinwillbeactivatedwhenatampereventoccurs.
This function is also valid in battery backup if the ABE bit (alarm in battery backup) is also
set to '1' (see Figure 15: "Basic tamper detect options").
Note: In order to avoid an inadvertent activation of the
IRQ/OUTpinduetoapriortamper
event, the flag register (0Fh) should be read prior to clearing and again setting the TEBX
bit.
2.6.4
Tamper connect mode bit (TCM1 and TCM2)
This bit indicates whether the position of the external switch selected by the user is in the
normally open (TCMX = '1') or normally closed (TCMX = '0') position (see Figure 14:
"Tamper detect connection options" and Figure 16: "Tamper detect output options").
2.6.5
Tamper polarity mode bits (TPM1 and TPM2)
The state of this bit indicates whether the tamper pin input will be taken high (to VOUT if
TPMX = '1') or low (to VSS if TPMX = '0') to trigger a tamper event (see Figure 14: "Tamper
detect connection options" and Figure 16: "Tamper detect output options").
Figure 14: Tamper detect connection options
Note: These options are summarized in Table 4: "Tamper detection truth table".
1.
If the CLRXEXT bit is set, a second tamper to VOUT (TPM2 = '1') during tCLR will not be
detected.
2.
If the CLRXEXT bit is set, a second tamper to VOUT (TPM2 = '1') will trigger
automatically.
3.
Optional external resistor to VCC allows the user to bypass sampling when power is
“on.”
TPIN
TAMPER HI
(TPM X = 1)
TAMPER LO
(TPM X = 0)
VOUT
(1)
TPIN
NORMAL LY
CLOSED
(TCM X = 0)
NORMAL LY
OPEN
(TCM X = 1)
I.
IV.
II.
III.
TPIN
VOUT
(2)
TCHI/TCLO = 0
TCHI/TCLO = 1
TCHI/TCLO = 0
TCHI/TCLO = 1
VOUT (Int)
VCC
(3)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com