数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74LVC74APWR.A 数据表(PDF) 10 Page - Texas Instruments

部件名 SN74LVC74APWR.A
功能描述  SNx4LVC74A Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

SN74LVC74APWR.A 数据表(HTML) 10 Page - Texas Instruments

Back Button SN74LVC74APWR.A Datasheet HTML 6Page - Texas Instruments SN74LVC74APWR.A Datasheet HTML 7Page - Texas Instruments SN74LVC74APWR.A Datasheet HTML 8Page - Texas Instruments SN74LVC74APWR.A Datasheet HTML 9Page - Texas Instruments SN74LVC74APWR.A Datasheet HTML 10Page - Texas Instruments SN74LVC74APWR.A Datasheet HTML 11Page - Texas Instruments SN74LVC74APWR.A Datasheet HTML 12Page - Texas Instruments SN74LVC74APWR.A Datasheet HTML 13Page - Texas Instruments SN74LVC74APWR.A Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 46 page
background image
7 Detailed Description
7.1 Overview
The SNx4LVC74A devices feature two independent positive-edge triggered D flip-flops. Integrated preset ( PRE)
and clear ( CLR) functions allow for easy setup and control during operation.
The SN54LVC74A device is specified from –55°C to 125°C, and the SN74LVC74A device is specified from
–40°C to 125°C.
A low level at the preset ( PRE) or clear ( CLR) inputs sets or resets the outputs, regardless of the levels of
the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time
requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs
at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval,
data at the D input can be changed without affecting the levels at the outputs.
The data I/Os and control inputs are overvoltage tolerant. This feature allows the use of these devices for
down-translation in a mixed-voltage environment.
7.2 Functional Block Diagram
Copyright © 2016, Texas Instruments Incorporated
7.3 Feature Description
A low level at the preset ( PRE) or clear ( CLR) inputs sets or resets the outputs, regardless of the levels of
the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time
requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs
at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval,
data at the D input can be changed without affecting the levels at the outputs.
7.4 Device Functional Modes
Table 7-1 describes the SNx4LVC74A functionality and interactions between the PRE, CLR, CLK, and D inputs.
Table 7-1. Function Table
INPUTS
OUTPUTS
PRE
CLR
CLK
D
Q
Q
L
H
X
X
H
L
H
L
X
X
L
H
L
L
X
X
H(1)
H(1)
H
H
H
H
L
SN54LVC74A, SN74LVC74A
SCAS287W – JANUARY 1993 – REVISED DECEMBER 2024
www.ti.com
10
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: SN54LVC74A SN74LVC74A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com