| 数据搜索系统,热门电子元器件搜索 |
|
TLC59401PWPR 数据表(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLC59401PWPR 数据表(HTML) 7 Page - Texas Instruments |
|
7 / 36 page ![]() TLC59401 www.ti.com SBVS137 – DECEMBER 2009 TERMINAL FUNCTION TERMINAL PWP RHB I/O DESCRIPTION NAME NO. NO. Blank all outputs. When BLANK is high, all OUTn outputs are forced OFF. BLANK 2 31 I GS counter is also reset. When BLANK is low, OUTn are controlled by the grayscale PWM control. GND 1 30 G Ground GSCLK 25 24 I Reference clock for grayscale PWM control Reference current terminal. The maximum current for the outputs IREF 27 26 I/O OUT0-OUT15 is set with a resistor from IREF to GND. Any capacitance does not need to be connected between IREF and GND. NC - 12, 13, 28, 29 No connection Constant-current output. Multiple outputs can be configured in parallel to OUT0 7 4 O increase the constant-current capability. Different voltages can be applied to each output. OUT1 8 5 O Constant-current output OUT2 9 6 O Constant-current output OUT3 10 7 O Constant-current output OUT4 11 8 O Constant-current output OUT5 12 9 O Constant-current output OUT6 13 10 O Constant-current output OUT7 14 11 O Constant-current output OUT8 15 14 O Constant-current output OUT9 16 15 O Constant-current output OUT10 17 16 O Constant-current output OUT11 18 17 O Constant-current output OUT12 19 18 O Constant-current output OUT13 20 19 O Constant-current output OUT14 21 20 O Constant-current output OUT15 22 21 O Constant-current output SCLK 4 1 I Serial data shift clock SIN 5 2 I Serial data input SOUT 24 23 O Serial data output TEST 26 25 I Test pin: TEST must be connected to VCC VCC 28 27 I Power-supply voltage Input mode-change pin. When MODE = GND, the device is in GS mode. MODE 6 3 I When MODE = VCC, the device is in DC mode. Error output. XERR is an open-drain terminal. XERR goes low when LOD or XERR 23 22 O TEF is detected. Level triggered latch signal. When XLAT is high, the TLC59401 writes data from the input shift register to either GS register (MODE is low) or DC XLAT 3 32 I register (MODE is high). When XLAT is low, the data in the GS or DC registers are held constant and do not change. Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 7 Product Folder Link(s): TLC59401 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |