TUSB8041RGCT.A datasheet(20/49 Pages) TI2

20 / 49 page

TUSB8041

SLLSEE4E – JUNE 2014 – REVISED JUNE 2016

www.ti.com

Submit Documentation Feedback

Table 15. Bit Descriptions – Device Configuration Register (continued)

ganged

Ganged. This bit is loaded at the de-assertion of reset with the value of

the GANGED/SMBA2/HS_UP pin.

0 = When fullPwrMgmtz = 0, each port is individually power switched

and enabled by the PWRCTL[4:1]/BATEN[4:1] pins

1 = When fullPwrMgmtz = 0, the power switch control for all ports is

ganged and enabled by the PWRCTL[4:1]/BATEN1 pin

When the TUSB8041 is in I2C mode, the TUSB8041 loads this bit from

the contents of the EEPROM.

When the TUSB8041 is in SMBUS mode, the value may be over-written

by an SMBus host.

fullPwrMgmtz

Full Power Management. This bit is loaded at the de-assertion of reset

with the value of the FULLPWRMGMTz/SMBA1/SS_UP pin.

0 = Port power switching status reporting is enabled

1 = Port power switching status reporting is disabled

When the TUSB8041 is in I2C mode, the TUSB8041 loads this bit from

the contents of the EEPROM.

When the TUSB8041 is in SMBUS mode, the value may be over-written

by an SMBus host.

RSVD

Reserved. This field is reserved and should not be altered from the

default.

RSVD

Reserved. This field is reserved and returns 0 when read.

8.5.8 Battery Charging Support Register

Table 16. Register Offset 6h

Bit No.

Reset State

Table 17. Bit Descriptions – Battery Charging Support Register

Bit

Field Name

Access

Description

7:4

RSVD

Reserved. Read only, returns 0 when read.

3:0

batEn[3:0]

Battery Charger Support. The bits in this field indicate whether the

downstream port implements the charging port features.

0 = The port is not enabled for battery charging support features

1 = The port is enabled for battery charging support features

Each bit corresponds directly to a downstream port, i.e. batEn0

corresponds to downstream port 1, and batEN1 corresponds to

downstream port 2.

The default value for these bits are loaded at the de-assertion of reset

with the value of PWRCTL/BATEN[3:0].

When in I2C/SMBus mode the bits in this field may be over-written by

EEPROM contents or by an SMBus host.

TUSB8041RGCT.A 数据表(PDF) 20 Page - Texas Instruments

TUSB8041RGCT.A 数据表(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载

链接网址

TUSB8041RGCT.A 数据表(PDF) 20 Page - Texas Instruments

TUSB8041RGCT.A 数据表(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表 下载

链接网址

数据表下载