数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RF2173PCBA-41X 数据表(PDF) 4 Page - RF Micro Devices

部件名 RF2173PCBA-41X
功能描述  3V GSM POWER AMPLIFIER
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RFMD [RF Micro Devices]
网页  http://www.rfmd.com
标志 RFMD - RF Micro Devices

RF2173PCBA-41X 数据表(HTML) 4 Page - RF Micro Devices

  RF2173PCBA-41X Datasheet HTML 1Page - RF Micro Devices RF2173PCBA-41X Datasheet HTML 2Page - RF Micro Devices RF2173PCBA-41X Datasheet HTML 3Page - RF Micro Devices RF2173PCBA-41X Datasheet HTML 4Page - RF Micro Devices RF2173PCBA-41X Datasheet HTML 5Page - RF Micro Devices RF2173PCBA-41X Datasheet HTML 6Page - RF Micro Devices RF2173PCBA-41X Datasheet HTML 7Page - RF Micro Devices RF2173PCBA-41X Datasheet HTML 8Page - RF Micro Devices RF2173PCBA-41X Datasheet HTML 9Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 14 page
background image
4 of 14
RF2173
Rev A8 DS070730
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
Pin
Function
Description
Interface Schematic
1GND
Internally connected to the ground slug.
2GND2
Ground connection for the driver stage. To minimize the noise power at the
output, it is recommended to connect this pin with a trace of about 40mil
to the ground plane. This will slightly reduce the small signal gain, and
lower the noise power. It is important for stability that this pin have it’s own
vias to the ground plane, minimizing common inductance.
See pin 15.
3RF IN
RF Input. This is a 50
Ω input, but the actual impedance depends on the
interstage matching network connected to pin 5. An external DC blocking
capacitor is required if this port is connected to a DC path to ground or a
DC voltage.
4GND1
Ground connection for the pre-amplifier stage. Keep traces physically short
and connect immediately to the ground plane for best performance. It is
important for stability that this pin has it’s own vias to the groundplane, to
minimize any common inductance.
See pin 3.
5VCC1
Power supply for the pre-amplifier stage and interstage matching. This pin
forms the shunt inductance needed for proper tuning of the interstage
match. Refer to the application schematic for proper configuration. Note
that position and value of the components are important.
See pin 3.
6APC1
Power Control for the driver stage and pre-amplifier. When this pin is "low,"
all circuits are shut off. A "low" is typically 0.5V or less at room tempera-
ture. A shunt bypass capacitor is required. During normal operation this pin
is the power control. Control range varies from about 1.0V for -10dBm to
2.6V for +35dBm RF output power. The maximum power that can be
achieved depends on the actual output matching; see the application infor-
mation for more details. The maximum current into this pin is 5mA when
V
APC1 =2.6 V, and 0mA when V
APC=0V.
7APC2
Power Control for the output stage. See pin 6 for more details.
See pin 6.
8VCC
Power supply for the bias circuits.
See pin 6.
9GND
Internally connected to the ground slug.
10
RF OUT
RF Output and power supply for the output stage. Bias voltage for the final
stage is provided through this wide output pin. An external matching net-
work is required to provide the optimum load impedance.
11
RF OUT
Same as pin 10.
Same as pin 10.
12
RF OUT
Same as pin 10.
Same as pin 10.
13
2F0
Connection for the second harmonic trap. This pin is internally connected
to the RF OUT pins. The bonding wire together with an external capacitor
form a series resonator that should be tuned to the second harmonic fre-
quency in order to increase efficiency and reduce spurious outputs.
Same as pin 10.
14
NC
Not connected.
15
VCC2
Power supply for the driver stage and interstage matching. This pin forms
the shunt inductance needed for proper tuning of the interstage match.
Please refer to the application schematic for proper configuration, and
note that position and value of the components are important.
16
VCC2
Same as pin 15.
Same as pin 15.
Pkg
Base
GND
Ground connection for the output stage. This pad should be connected to
the ground plane by vias directly under the device. A short path is required
to obtain optimum performance, as well as to provide a good thermal path
to the PCB for maximum heat dissipation.
GND1
RF IN
VCC1
From Bias
Stages
GND
VCC
To RF
Stages
GND
APC
GND
PCKG BAS
RF OUT
From Bias
Stages
GND2
VCC2
From Bias
Stages



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com