STM32L433CCI7P datasheet(20/227 Pages) STMICROELECTRONICS

20 / 227 page

Functional overview

STM32L433xx

20/227

DS11449 Rev 7

The boot loader is located in system memory. It is used to reprogram the flash memory by

using USART, I2C, SPI, CAN or USB FS in Device mode through DFU (device firmware

upgrade).

BOOT0 value may come from the PH3-BOOT0 pin or from an option bit depending on the

value of a user option bit to free the GPIO pad if needed.

An empty check mechanism is implemented to force the boot from system flash if the first

memory location is not programmed and if the boot selection is configured to boot from main

flash. If the boot selection uses BOOT0 pin to boot from the main flash memory, but the first

flash memory location is found empty, the flash empty check mechanism forces boot from

the system memory (containing embedded bootloader). Then due to bootloader activation,

some of the GPIOs are reconfigured from the High-Z state. Please refer to AN2606 for more

details concerning the bootloader and GPIOs configuration in system memory boot mode.

It is possible to disable this feature by configuring the option bytes (instead of BOOT0 pin) to

force boot from the main flash memory (nSWBOOT0 = 0, nBOOT0 = 1).

3.8

Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a

configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or

storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of

verifying the flash memory integrity. The CRC calculation unit helps compute a signature of

the software during runtime, to be compared with a reference signature generated at link-

time and stored at a given memory location.

3.9

Power supply management

3.9.1

Power supply schemes

•

VDD = 1.71 to 3.6 V: external power supply for I/Os (VDDIO1), the internal regulator and

the system analog such as reset, power management and internal clocks. It is provided

externally through VDD pins.

•

VDD12 = 1.05 to 1.32 V: external power supply bypassing internal regulator when

connected to an external SMPS. It is provided externally through VDD12 pins and only

available on packages with the external SMPS supply option. VDD12 does not require

any external decoupling capacitance and cannot support any external load.

•

VDDA = 1.62 V (ADCs/COMPs) / 1.8 (DAC/OPAMP) to 3.6 V: external analog power

supply for ADCs, DAC, OPAMPs, Comparators and Voltage reference buffer. The VDDA

voltage level is independent from the VDD voltage.

•

VDDUSB = 3.0 to 3.6 V: external independent power supply for USB transceivers. The

VDDUSB voltage level is independent from the VDD voltage.

•

VLCD = 2.5 to 3.6 V: the LCD controller can be powered either externally through VLCD

pin, or internally from an internal voltage generated by the embedded step-up

converter.

•

VBAT = 1.55 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and

backup registers (through power switch) when VDD is not present.

STM32L433CCI7P 数据表(PDF) 20 Page - STMicroelectronics

STM32L433CCI7P 数据表(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载