数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY28323PVC 数据表(PDF) 9 Page - SpectraLinear Inc

部件名 CY28323PVC
功能描述  FTG for Intel짰 Pentium짰 4 CPU and Chipsets
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SPECTRALINEAR [SpectraLinear Inc]
网页  http://www.spectralinear.com
标志 SPECTRALINEAR - SpectraLinear Inc

CY28323PVC 数据表(HTML) 9 Page - SpectraLinear Inc

Back Button CY28323PVC Datasheet HTML 5Page - SpectraLinear Inc CY28323PVC Datasheet HTML 6Page - SpectraLinear Inc CY28323PVC Datasheet HTML 7Page - SpectraLinear Inc CY28323PVC Datasheet HTML 8Page - SpectraLinear Inc CY28323PVC Datasheet HTML 9Page - SpectraLinear Inc CY28323PVC Datasheet HTML 10Page - SpectraLinear Inc CY28323PVC Datasheet HTML 11Page - SpectraLinear Inc CY28323PVC Datasheet HTML 12Page - SpectraLinear Inc CY28323PVC Datasheet HTML 13Page - SpectraLinear Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 21 page
background image
CY28323PVC
Rev 1.0, November 24, 2006
Page 9 of 21
Data Byte 8
Bit
Pin#
Name
Pin Description
Power On
Default
Bit 7
--
Reserved
Reserved
0
Bit 6
--
Reserved
Reserved
0
Bit 5
--
WD_TIMER4
These bits store the time-out value of the WATCHDOG
timer. The scale of the timer is determine by the prescaler.
The timer can support a value of 150 ms to 4.8 sec when
the prescaler is set to 150 ms. If the prescaler is set to
2.5 sec, it can support a value from 2.5 sec to 80 sec.
When the Watchdog Timer reaches “0,” it will set the
WD_TO_STATUS bit and generate Reset if RST_EN_WD
is enabled.
1
Bit 4
--
WD_TIMER3
1
Bit 3
--
WD_TIMER2
1
Bit 2
--
WD_TIMER1
1
Bit 1
--
WD_TIMER0
1
Bit 0
--
WD_PRE_SCALER
0 = 150 ms
1 = 2.5 sec
0
Data Byte 9
Bit
Pin#
Name
Pin Description
Power On
Default
Bit 7
--
48MHz_DRV
48-MHz & 24_48-MHz clock output drive strength
0 = Normal
1 = High Drive
(Recommend to set to high drive if this output is being used
to drive both USB and SIO devices in Intel® Brookdale - G
platforms)
0
Bit 6
--
PCI_DRV
PCI clock output drive strength
0 = Normal
1 = High Drive
0
Bit 5
--
3V66_DRV
3V66 clock output drive strength
0 = Normal
1 = High Drive
0
Bit 4
--
RST_EN_WD
This bit will enable the generation of a Reset pulse when a
Watchdog Timer time-out occurs.
0 = Disabled
1 = Enabled
0
Bit 3
--
RST_EN_FC
This bit will enable the generation of a Reset pulse after a
frequency change occurs.
0 = Disabled
1 = Enabled
0
Bit 2
--
WD_TO_STATUS
Watchdog Timer Time-out Status bit
0 = No time-out occurs (Read); Ignore (Write)
1 = time-out occurred (Read); Clear WD_TO_STATUS
(Write)
0
Bit 1
--
WD_EN
0 = Stop and reload Watchdog Timer
1 = Enable Watchdog Timer. It will start counting down after
a frequency change occurs.
Note: CY28323 will generate system reset, reload a
recovery frequency, and lock itself into a recovery
frequency mode after a Watchdog timer time-out occurs.
Under recovery frequency mode, CY28323 will not respond
to any attempt to change output frequency via the SMBus
control bytes. System software can unlock CY28323 from
its recovery frequency mode by clearing the WD_EN bit.
0
Bit 0
--
Reserved
Reserved
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com