IS25LP02GJ-RHLA3 datasheet(84/182 Pages) ISSI

84 / 182 page

IS25LP02GJ

IS25WP02GJ

Integrated Silicon Solution, Inc.- www.issi.com

Rev.A

10/02/2025

8.11 QUAD INPUT PAGE PROGRAM OPERATION (PPQ, 32h or 4PPQ, 34h)

The Quad Input Page Program instruction transfers data (up to 256/512 bytes) in a single operation with four pins

(IO0, IO1, IO2 and IO3).

The destination of the memory to be programmed must be outside the protected memory area set by the Block

Protection (BP3, BP2, BP1, BP0) bits or ASP. A Quad Input Page Program instruction which attempts to program

into a page that is write-protected will be ignored.

Before the execution of Quad Input Page Program instruction, the QE bit in the Status Register must be set to “1”

and the Write Enable Latch (WEL) must be enabled through a Write Enable (WREN) instruction.

• 32h (EXTADD=0) is followed by a 3-byte address (A23-A0) or

• 32h (EXTADD=1) is followed by a 4-byte address (A31-A0) or

• 34h is followed by a 4-byte address (A31-A0)

Program operation will start immediately after the CE# is brought high, otherwise the Quad Input Page Program

instruction will not be executed. The internal control logic automatically handles the programming voltages and

timing. The progress or completion of the program operation can be determined by reading the WIP bit. If the WIP

bit is “1”, the program operation is still in progress. If WIP bit is “0”, the program operation has completed.

If more than 256/512 bytes data are sent to a device, the address counter rolls over within the same page, the

previously latched data are discarded, and the last 256/512 bytes data are kept to be programmed into the page.

The starting byte can be anywhere within the page. When the end of the page is reached, the address will wrap

around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all

other bytes on the same page will remain unchanged.

Note: A program operation can alter “1”s into “0”s, but an erase operation is required to change “0”s back to “1”s.

Figure 8.25 Quad Input Page Program operation (32h [EXTADD=0], 3-byte address)

Instruction = 32h

CE#

SCK

3-byte Address

High Impedance

...

Mode 3

Mode 0

IO0

IO1

Data In 2

IO2

IO3

...

Data In 1

...

IS25LP02GJ-RHLA3 数据表(PDF) 84 Page - Integrated Silicon Solution, Inc

IS25LP02GJ-RHLA3 数据表(HTML) 84 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载