3 / 16 page

DM141
點晶科技股份有限公司
點晶科技股份有限公司
點晶科技股份有限公司
點晶科技股份有限公司
SILICON TOUCH TECHNOLOGY INC.
8x2-Bit Constant Current LED Drivers
-2-
Version
:
:
:
:A.012
Pin Connection (Top view)
QFN32
SDIP28, SSOP28
Pin Description
Pin No.
(QFN32)
Pin No.
(SDIP28, SSOP28)
Pin NAME
FUNCTION
5
1
VDD
Supply voltage terminal.
6
2
SIN
Input terminal of a data shift register. Data for R8 should be shifted in first, and then the data
for G8 followed.
7
3
CLK
Input terminal of a clock for shift register. Data is sampled at the rising edge of CLK.
8
4
LTH
Input terminal of data strobe. Data is latched when LTH is low. And data on shift register goes
through when LTH is high.
9
5
EN
Input terminal of output enable (active low), all outputs are off when EN is high.
11, 14, 16, 19,
21, 24, 26, 29
7,9,11,13,
15,17,19,21
G1~8
Constant current output terminals (Bank G).
12, 15, 17, 20,
22, 25, 27, 30
8,10,12,14,
16,18,20,22
R1~8
Constant current output terminals (Bank R).
4, 10, 13, 18,
23, 28, 31
6,23,28
GND
Ground terminals.
32
24
RESERVED Reserved pin for future.
1
25
SOUT
Output terminal of a data shift register.
2
26
GRES
Input terminal of an external resistor (Bank G). The current flows through the resistor from
GRES to ground will be the (Bank G) reference base current of output sink current.
3
27
RRES
Input terminal of an external resistor (Bank R).
R1
R2
G2
G3
GND
R6
R7
GND
G7
G1
GND
EN
RESERVED
R8
G8
GND
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Thermal Pad
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
EN
VDD
SIN
CLK
LTH
GND
G1
R1
G2
GND
RRES
GRES
RESERVED
SOUT
GND
R8
G8
R7
G5
G7
R6
R4
R2
G3
R3
G6
R5
G4