数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L4P5CEU6P 数据表(PDF) 159 Page - STMicroelectronics

部件名 STM32L4P5CEU6P
功能描述  Ultra-low-power Arm® Cortex®-M4 32-bit MCUFPU, 150 DMIPS, up to 1-MB Flash memory, 320-KB SRAM, LCD-TFT, ext. SMPS
PDF  311 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L4P5CEU6P 数据表(HTML) 159 Page - STMicroelectronics

Back Button STM32L4P5CEU6P Datasheet HTML 155Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 156Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 157Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 158Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 159Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 160Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 161Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 162Page - STMicroelectronics STM32L4P5CEU6P Datasheet HTML 163Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 159 / 311 page
background image
Table 38. Typical current consumption in Run and Low-power run modes with different codes
running from Flash, ART disable and power supplied by external SMPS
Symbol
Parameter
Conditions(1)
TYP
Single Bank
Mode
TYP
Dual Bank
Mode
Unit
TYP
Single Bank
Mode
TYP
Dual Bank
Mode
Unit
-
VDD12
fHCLK
Code
25°C
25°C
25°C
25°C
IDD
(Run)
Supply
current in
Run mode
fHCLK=fHSE up to
48 MHZ
included, bypass
mode PLL ON
above 48 MHz
all peripherals
disable
VDD12=
1.00V
fHCLK=
26 MHz
Reduced code
1.35
1.39
mA
52
53
µA/MHz
Coremark
1.41
1.29
54
50
Dhrystone2.1
1.43
1.31
55
51
Fibonacci
1.39
1.2
53
46
While(1)
1.09
1.09
42
42
VDD12=
1.10V
fHCLK=
26 MHz
Reduced code
1.63
1.68
mA
63
65
µA/MHz
Coremark
1.7
1.57
65
60
Dhrystone2.1
1.73
1.59
66
61
Fibonacci
1.68
1.45
65
56
While(1)
1.32
1.32
51
51
fHCLK=
80 MHz
Reduced code
4.49
4.31
mA
56
54
µA/MHz
Coremark
4.49
3.95
56
49
Dhrystone2.1
4.49
4.13
56
52
Fibonacci
4.31
3.77
54
47
While(1)
3.77
3.77
47
47
IDD
(Run)
Supply
current in
Run mode
fHCLK=fHSE up to
48 MHZ
included, bypass
mode PLL ON
above 48 MHz
all peripherals
disable
VDD12=
1.20V
fHCLK=
120
MHz
Reduced code
7.02
6.42
mA
58
53
µA/MHz
Coremark
6.82
6.02
57
50
Dhrystone 2.1
6.82
6.02
57
50
Fibonacci
6.82
5.61
57
47
While(1)
6.62
6.62
55
55
1.
All values are obtained by calculation based on measurements done without SMPS and using following parameters: SMPS input = 3.3 V, SMPS efficiency = 85%,
VDD12 = 1.10 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com