LIS3LV02DL datasheet(21/48 Pages) STMICROELECTRONICS

21 / 48 page

LIS3LV02DL

Application hints

21/48

Application hints

Figure 5.

LIS3LV02DL electrical connection

The device core is supplied through Vdd line while the I/O pads are supplied through

Vdd_IO line. Power supply decoupling capacitors (100 nF ceramic, 10

µF Al) should be

placed as near as possible to the pin 13 of the device (common design practice).

All the voltage and ground supplies must be present at the same time to have proper

behavior of the IC (refer to Figure 7). It is possible to remove Vdd maintaining Vdd_IO

without blocking the communication busses. In this condition the measurement chain is

powered off.

The functionality of the device and the measured acceleration data is selectable and

accessible through the I2C/SPI interface.When using the I2C, CS must be tied high while

SDO must be left floating. Refer to dedicated application note for further information on

device usage.

The functions, the trasholds and the timing of the interrupt pin (INT) can be completely

programmed by the user through the I2C/SPI interface.

4.1

Soldering Information

The LGA-16 package is compliant with the ECOPACK®, RoHS and “Green” standard.

It is qualified for soldering heat resistance according to JEDEC J-STD-020C.

Leave “Pin 1 Indicator” unconnected during soldering.

Land pattern and soldering recommendations are available at www.st.com/mems.

DIRECTION OF THE

DETECTABLE

ACCELERATIONS

Vdd_IO

10uF

Vdd

Digital signal from/to signal controller.Signal’s levels are defined by proper selection of Vdd_IO

100nF

GND

LIS3LV02DL

(TOP VIEW)

LIS3LV02DL 数据表(PDF) 21 Page - STMicroelectronics

LIS3LV02DL 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载