数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M24164MN 数据表(PDF) 2 Page - STMicroelectronics

部件名 M24164MN
功能描述  16 Kbit Serial I2C BUS EEPROM
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M24164MN 数据表(HTML) 2 Page - STMicroelectronics

  M24164MN Datasheet HTML 1Page - STMicroelectronics M24164MN Datasheet HTML 2Page - STMicroelectronics M24164MN Datasheet HTML 3Page - STMicroelectronics M24164MN Datasheet HTML 4Page - STMicroelectronics M24164MN Datasheet HTML 5Page - STMicroelectronics M24164MN Datasheet HTML 6Page - STMicroelectronics M24164MN Datasheet HTML 7Page - STMicroelectronics M24164MN Datasheet HTML 8Page - STMicroelectronics M24164MN Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 21 page
background image
M24164
2/21
SUMMARY DESCRIPTION
The M24164 is a 16 Kbit (2048 x 8) electrically
erasable programmable memory (EEPROM) ac-
cessed by an I2C-compatible bus.
Figure 2. Logic Diagram
Table 1. Signal Names
These devices are compatible with a two-wire se-
rial interface that uses a bi-directional data bus
and serial clock. By setting the three chip enables
(E0, E1, E2) appropriately, up to eight 16 Kbit de-
vices can be attached to the same I2C bus, and
selected individually.
These devices behave as slave devices, with all
memory operations synchronized by the serial
clock. Read and Write operations are initiated by a
Start condition, generated by the bus master. The
Start condition is followed by a Device Select
Code and RW bit (as described in Table 2), termi-
nated by an acknowledge bit.
When writing data to the memory, the device in-
serts an acknowledge bit during the 9th bit time,
following the bus master’s 8-bit transmission.
When data is read by the bus master, the bus
master acknowledges the receipt of the data byte
in the same way. Data transfers are terminated by
a Stop condition after an Ack for Write, and after a
NoAck for Read.
Figure 3. DIP Connections
Figure 4. SO Connections
Power On Reset: VCC Lock-Out Write Protect
In order to prevent data corruption and inadvertent
Write operations during Power-up, a Power On
Reset (POR) circuit is included. The internal reset
is held active until VCC has reached the POR
threshold value, and all operations are disabled –
the device will not respond to any command. In the
same way, when VCC drops from the operating
voltage, below the POR threshold value, all oper-
ations are disabled and the device will not respond
to any command. A stable and valid VCC must be
applied before applying any logic signal.
E0, E1, E2
Chip Enable
SDA
Serial Data
SCL
Serial Clock
WC
Write Control
VCC
Supply Voltage
VSS
Ground
AI02264
3
E0-E2
SDA
VCC
M24164
WC
SCL
VSS
SDA
VSS
SCL
WC
E1
E0
VCC
E2
AI02265B
M24164
1
2
3
4
8
7
6
5
1
AI02266B
2
3
4
8
7
6
5
SDA
VSS
SCL
WC
E1
E0
VCC
E2
M24164



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com