M25P05-AVMP6T datasheet(18/34 Pages) STMICROELECTRONICS

18 / 34 page

M25P05-A

18/34

Figure 16. Bulk Erase (BE) Instruction Sequence

Bulk Erase (BE)

The Bulk Erase (BE) instruction sets all bits to 1

(FFh). Before it can be accepted, a Write Enable

(WREN) instruction must previously have been ex-

ecuted. After the Write Enable (WREN) instruction

has been decoded, the device sets the Write En-

able Latch (WEL).

The Bulk Erase (BE) instruction is entered by driv-

ing Chip Select (S) Low, followed by the instruction

code on Serial Data Input (D). Chip Select (S)

must be driven Low for the entire duration of the

sequence.

The instruction sequence is shown in Figure 16.

Chip Select (S) must be driven High after the

eighth bit of the instruction code has been latched

in, otherwise the Bulk Erase instruction is not exe-

cuted. As soon as Chip Select (S) is driven High,

the self-timed Bulk Erase cycle (whose duration is

tBE) is initiated. While the Bulk Erase cycle is in

progress, the Status Register may be read to

check the value of the Write In Progress (WIP) bit.

The Write In Progress (WIP) bit is 1 during the self-

timed Bulk Erase cycle, and is 0 when it is com-

pleted. At some unspecified time before the cycle

is completed, the Write Enable Latch (WEL) bit is

reset.

The Bulk Erase (BE) instruction is executed only if

both Block Protect (BP1, BP0) bits are 0. The Bulk

Erase (BE) instruction is ignored if one, or more,

sectors are protected.

AI03752D

34567

Instruction

M25P05-AVMP6T 数据表(PDF) 18 Page - STMicroelectronics

M25P05-AVMP6T 数据表(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

数据表下载