数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IP2001 数据表(PDF) 7 Page - International Rectifier

部件名 IP2001
功能描述  500kHz, 40A, 2-phase Synchronous Buck Converter using iP2001
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IRF [International Rectifier]
网页  http://www.irf.com
标志 IRF - International Rectifier

IP2001 数据表(HTML) 7 Page - International Rectifier

  IP2001 Datasheet HTML 1Page - International Rectifier IP2001 Datasheet HTML 2Page - International Rectifier IP2001 Datasheet HTML 3Page - International Rectifier IP2001 Datasheet HTML 4Page - International Rectifier IP2001 Datasheet HTML 5Page - International Rectifier IP2001 Datasheet HTML 6Page - International Rectifier IP2001 Datasheet HTML 7Page - International Rectifier IP2001 Datasheet HTML 8Page - International Rectifier  
Zoom Inzoom in Zoom Outzoom out
 7 / 8 page
background image
www.irf.com
7
IRDCiP2001-A
Sequencing Tip
It’s important to have proper sequencing between the control IC and the iP2001 blocks. This assures the soft-start
routine of the IC will properly ramp-up the output voltage during a power-up or restart from shut down event. Figure
7 shows a simple and cost effective way to synchronize the iP2001 blocks with an HIP6311 control IC in a 2 Phase
configuration.
Placing Schottky diodes between the iP2001’s PRDY pin and the IC’s FS/DIS pin creates an interface analogous to an
AND operation. With this configuration, no single iP2001 can enable the IC independently. This configuration also
resolves any differences in timing and logic thresholds between iP2001 devices. The capacitors are used to filter
high frequency noise on the PRDY line. Additionally, the ENABLE pin of the iP2001 blocks can be used as the master
control switch for the system.
During power-up, the PRDY pin is held low until V
DD reaches a typical voltage of 4.4V. Until then, the schottky diode is
forward biased and clamps the FS/DIS pin well below the disable voltage of the HIP6311 IC (typically 1V). Upon
reaching 4.4V, the PRDY pin transitions to a logic-level high state and releases the clamp on the FS/DIS pin. This
enables the IC and allows its soft start routine to begin (see figure 8), assuming the voltage at the IC’s V
CC pin is
greater than its power-on reset threshold.
When the ENABLE pin is held to a logic-level low state (shut down mode), the PRDY pin clamps the FS/DIS pin of the
IC below the disable voltage. After the ENABLE pin transitions to a logic-level high state, the PRDY releases the
clamp on the FS/DIS pin, enabling the IC and allowing its soft start routine to begin (see figure 9).
During power-down, the PRDY pin transitions to a logic-level low state when the V
DD reaches the under voltage lock
out threshold of the iP2001 blocks. The FS/DIS pin is then clamped below the disable voltage, disabling the control IC.
Fig. 7 - Sequencing Schematic
51k
VSEN
GND
FS/DIS
FB
COMP
PWM3
ISEN3
ISEN2
PWM2
PWM1
HIP6311
BAT54
BAT54
ENABLE
PRDY1
ENABLE
iP2001
iP2001
PRDY2
Master
Control
0.22µF
0.22µF



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com