数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

APM32E103CCU6-R 数据表(PDF) 27 Page - Geehy Semiconductor Co., Ltd.

部件名 APM32E103CCU6-R
功能描述  Arm® Cortex®-M3 based 32-bit MCU
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  GEEHY [Geehy Semiconductor Co., Ltd.]
网页  https://global.geehy.com/
标志 GEEHY - Geehy Semiconductor Co., Ltd.

APM32E103CCU6-R 数据表(HTML) 27 Page - Geehy Semiconductor Co., Ltd.

Back Button APM32E103CCU6-R Datasheet HTML 23Page - Geehy Semiconductor Co., Ltd. APM32E103CCU6-R Datasheet HTML 24Page - Geehy Semiconductor Co., Ltd. APM32E103CCU6-R Datasheet HTML 25Page - Geehy Semiconductor Co., Ltd. APM32E103CCU6-R Datasheet HTML 26Page - Geehy Semiconductor Co., Ltd. APM32E103CCU6-R Datasheet HTML 27Page - Geehy Semiconductor Co., Ltd. APM32E103CCU6-R Datasheet HTML 28Page - Geehy Semiconductor Co., Ltd. APM32E103CCU6-R Datasheet HTML 29Page - Geehy Semiconductor Co., Ltd. APM32E103CCU6-R Datasheet HTML 30Page - Geehy Semiconductor Co., Ltd. APM32E103CCU6-R Datasheet HTML 31Page - Geehy Semiconductor Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 79 page
background image
www.g eeh y.co m
Pag e 26
Figure 7 APM32E103xCxE Clock Tree
LSICLK
40KHz
LSECLK
OSC
32.768
KHz
4-16MHz
HSECLK
OSC
8MHz
HSICLK
/128
/2
/2
PLLHSEPSC PLLSEL
×2.3.4
...16
PLL
AHB
Prescaler
/1,2...512
APB1
Prescaler
/1,2,4,8,16
APB2
Prescaler
/1,2,4,8,16
CSS
RTC
IWDTCLK
FMCCLK
USBDCLK
SCSEL
TMR2,3,4,5,6,7
if(APB1 prescaler=1)×1
else×2
TMRxCLK
(x=2,3.
..7)
USBD
Prescaler
/1,1.5,
2,2.5
PCLK2
TMRxCLK
(x=1,8)
SMCCLK
TMR1,8
if(APB2 prescaler=1)×1
else×2
ADC
Prescaler
/2,4,6,8
ADCCLK
HCLK
SDIOCLK
PCLK1
FCLK
/8
/2
Cortex
System
Clock
/2
PLLCLK
HSICLK
HSECLK
SYSCLK
MCO
I2SxCLK
(x=2,3)
RTCSEL[1:0]
HCLK/2
SYSCLK
120MHz
MAX
MCO
48MHz
120MHz MAX
120MHz MAX
60MHz MAX
FPUCLK
FPU
Prescaler
/1,2
120MHz MAX
60MHz MAX
OSC_OUT
OSC_IN
OSC32_OUT
OSC32_IN
DMCCLK
/1,2,4
4.5.1.
Clock source
Clock source is divided into high-speed clock and low-speed clock according to the speed; the
high-speed clock includes HSICLK and HSECLK, and the low-speed clock includes LSECLK
and LSICLK; clock source is divided into internal clock and external clock according to the chip
inside/outside; the internal clock includes HSICLK and LSICLK, and the external clock includes
HSECLK and LSECLK, among which HSICLK is calibrated by the factory to ±1% accuracy.
4.5.2.
System clock
HSICLK, PLLCLK and HSECLK can be selected as system clock; the clock source of PLLCLK
can be one of HSICLK and HSECLK; the required system clock can be obtained by configuring
PLL clock multiplier factor and frequency dividing coefficient.
When the product is reset and started, HSICLK is selected as the system clock by default, and
then the user can choose one of the above clock sources as the system clock by himself. When
HSECLK failure is detected, the system will automatically switch to the HSICLK, and if an



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com