数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M29F080A 数据表(PDF) 2 Page - STMicroelectronics

部件名 M29F080A
功能描述  8 Mbit 1Mb x8, Uniform Block Single Supply Flash Memory
PDF  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M29F080A 数据表(HTML) 2 Page - STMicroelectronics

  M29F080A Datasheet HTML 1Page - STMicroelectronics M29F080A Datasheet HTML 2Page - STMicroelectronics M29F080A Datasheet HTML 3Page - STMicroelectronics M29F080A Datasheet HTML 4Page - STMicroelectronics M29F080A Datasheet HTML 5Page - STMicroelectronics M29F080A Datasheet HTML 6Page - STMicroelectronics M29F080A Datasheet HTML 7Page - STMicroelectronics M29F080A Datasheet HTML 8Page - STMicroelectronics M29F080A Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 21 page
background image
M29F080A
2/21
Figure 2. TSOP Connections
A1
DQ1
DQ2
A10
A4
A2
A7
A6
A14
NC
A17
A18
DQ7
A13
A19
A0
W
DQ5
DQ3
VSS
VCC
DQ4
DQ6
A12
E
RP
A11
NC
VCC
AI00520B
M29F080A
10
1
11
20
21
30
31
40
A3
A15
A16
G
RB
A8
A9
VSS
DQ0
NC
A5
Figure 3. SO Connections
A2
A1
A0
A6
NC
NC
A3
A5
A4
A17
NC
A18
A19
W
A16
NC
NC
NC
DQ6
DQ2
VSS
VCC
VSS
DQ4
G
A13
E
NC
A7
RP
VCC
A10
AI00521B
M29F080A
8
2
3
4
5
6
7
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
20
19
18
17
DQ0
DQ1
A9
A8
RB
DQ7
44
39
38
37
36
35
34
33
A15
A14
DQ3
21
DQ5
40
43
1
42
41
A11
A12
Table 1. Signal Names
A0-A19
Address Inputs
DQ0-DQ7
Data Inputs/Outputs
E
Chip Enable
G
Output Enable
W
Write Enable
RP
Reset/Block Temporary Unprotect
RB
Ready/Busy Output
VCC
Supply Voltage
VSS
Ground
NC
Not Connected Internally
SUMMARY DESCRIPTION
The M29F080A is an 8 Mbit (1Mb x8) non-volatile
memory that can be read, erased and repro-
grammed. These operations can be performed us-
ing a single 5V supply. On power-up the memory
defaults to its Read mode where it can be read in
the same way as a ROM or EPROM.
The memory is divided into blocks that can be
erased independently so it is possible to preserve
valid data while old data is erased. Blocks can be
protected in groups to prevent accidental Program
or Erase commands from modifying the memory.
Program and Erase commands are written to the
Command Interface of the memory. An on-chip
Program/Erase Controller simplifies the process of
programming or erasing the memory by taking
care of all of the special operations that are re-
quired to update the memory contents. The end of
a program or erase operation can be detected and
any error conditions identified. The command set
required to control the memory is consistent with
JEDEC standards.
Chip Enable, Output Enable and Write Enable sig-
nals control the bus operation of the memory.
They allow simple connection to most micropro-
cessors, often without additional logic.
The memory is offered in a TSOP40 (10 x 20mm)
and SO44 packages and it is supplied with all the
bits erased (set to ’1’).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com