数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M29W017D 数据表(PDF) 5 Page - STMicroelectronics

部件名 M29W017D
功能描述  16 Mbit 2Mb x8, Uniform Block 3V Supply Flash Memory
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M29W017D 数据表(HTML) 5 Page - STMicroelectronics

  M29W017D Datasheet HTML 1Page - STMicroelectronics M29W017D Datasheet HTML 2Page - STMicroelectronics M29W017D Datasheet HTML 3Page - STMicroelectronics M29W017D Datasheet HTML 4Page - STMicroelectronics M29W017D Datasheet HTML 5Page - STMicroelectronics M29W017D Datasheet HTML 6Page - STMicroelectronics M29W017D Datasheet HTML 7Page - STMicroelectronics M29W017D Datasheet HTML 8Page - STMicroelectronics M29W017D Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 36 page
background image
5/36
M29W017D
SUMMARY DESCRIPTION
The M29W017D is a 16 Mbit (2Mb x8) non-volatile
memory that can be read, erased and repro-
grammed. These operations can be performed us-
ing a single low voltage (2.7 to 3.6V) supply. On
power-up the memory defaults to its Read mode
where it can be read in the same way as a ROM or
EPROM.
The memory is divided into 32 blocks of 64KBytes
(see Table 16, Block Addresses) that can be
erased independently so it is possible to preserve
valid data while old data is erased. Each block can
be protected independently to prevent accidental
Program or Erase commands from modifying the
memory. Program and Erase commands are writ-
ten to the Command Interface of the memory. An
on-chip Program/Erase Controller simplifies the
process of programming or erasing the memory by
taking care of all of the special operations that are
required to update the memory contents. The end
of a program or erase operation can be detected
and any error conditions identified. The command
set required to control the memory is consistent
with JEDEC standards.
Chip Enable, Output Enable and Write Enable sig-
nals control the bus operation of the memory.
They allow simple connection to most micropro-
cessors, often without additional logic.
The memory is offered in TSOP40 (10 x 20mm) and
TFBGA48 (0.8mm pitch) packages. The memory is
supplied with all the bits erased (set to ’1’).
Figure 2. Logic Diagram
Table 1. Signal Names
AI04186
21
A0-A20
W
DQ0-DQ7
VCC
M29W017D
E
VSS
8
G
RP
RB
A0-A20
Address Inputs
DQ0-DQ7
Data Inputs/Outputs
E
Chip Enable
G
Output Enable
W
Write Enable
RP
Reset/Block Temporary Unprotect
RB
Ready/Busy Output
VCC
Supply Voltage
VSS
Ground
NC
Not Connected Internally



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com