PS08128AZS-F datasheet(50/65 Pages) POWERTIP

50 / 65 page

ST7066U

V2.0

2001/03/01

27/42

Interfacing to the MPU

The ST7066U can send data in either two 4-bit operations or one 8-bit operation, thus allowing interfacing with 4-

or 8-bit MPU.

#" For 4-bit interface data, only four bus lines (DB4 to DB7) are used for transfer. Bus lines DB0 to DB3

are disabled. The data transfer between the ST7066U and the MPU is completed after the 4-bit data has

been transferred twice. As for the order of data transfer, the four high order bits (for 8-bit operation, DB4 to

DB7) are transferred before the four low order bits (for 8-bit operation, DB0 to DB3). The busy flag must be

checked (one instruction) after the 4-bit data has been transferred twice. Two more 4-bit operations then

transfer the busy flag and address counter data.

$" Example of busy flag check timing sequence

$" Intel 8051 interface

P1.0 to P1.3

P3.0

P3.1

P3.2

R/W

DB4 to DB7

COM1 to COM16

SEG1 to SEG40

Intel 8051 Serial

ST7066U

Functioning

DB7

Internal

operation

R/W

Busy flag check

Instruction write

IR7

IR3

AC3

Not

Busy

AC3

IR3

IR7

PS08128AZS-F 数据表(PDF) 50 Page - Powertip Technology

PS08128AZS-F 数据表(HTML) 50 Page - Powertip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载