数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M48T86PC1 数据表(PDF) 8 Page - STMicroelectronics

部件名 M48T86PC1
功能描述  5V PC REAL TIME CLOCK
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M48T86PC1 数据表(HTML) 8 Page - STMicroelectronics

Back Button M48T86PC1 Datasheet HTML 4Page - STMicroelectronics M48T86PC1 Datasheet HTML 5Page - STMicroelectronics M48T86PC1 Datasheet HTML 6Page - STMicroelectronics M48T86PC1 Datasheet HTML 7Page - STMicroelectronics M48T86PC1 Datasheet HTML 8Page - STMicroelectronics M48T86PC1 Datasheet HTML 9Page - STMicroelectronics M48T86PC1 Datasheet HTML 10Page - STMicroelectronics M48T86PC1 Datasheet HTML 11Page - STMicroelectronics M48T86PC1 Datasheet HTML 12Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 23 page
background image
M48T86
8/23
Table 7. Power Down/Up Trip Points DC Characteristics (1)
(TA = 0 to 70 °C)
Note: 1. All voltages referenced to VSS.
2. At 25°C.
Table 8. Power Down/Up Mode AC Characteristics
(TA = 0 to 70°C)
Note: 1. VCC fall time of less than tF may result in deselection/write protection not occurring until 200µs after VCC passes VPFD.
Symbol
Parameter
Min
Typ
Max
Unit
VPFD
Power-fail Deselect Voltage
4.0
4.35
V
VSO
Battery Back-up Switchover Voltage
3.0
V
tDR
(2)
Expected Data Retention Time
10
YEARS
Symbol
Parameter
Min
Max
Unit
tF
(1)
VCC Fall Time
300
µs
tR
VCC Rise Time
100
µs
tREC
VPFD to E High
20
200
ms
Figure 7. Power Down/Up Mode AC Waveforms
AI01646
VCC
E
tF
tR
tREC
4.5V
VPFD
VSO
INTERRUPTS
The RTC plus RAM includes three separate, fully
automatic sources of interrupt (alarm, periodic, up-
date-in-progress) available to a processor. The
alarm interrupt can be programmed to occur at
rates from once per second to once per day. The
periodic interrupt can be selected from rates of
500ms to 122µs. The update-ended interrupt can
be used to indicate that an update cycle has com-
pleted.
The processor program can select which inter-
rupts, if any, are going to be used. Three bits in
Register B enable the interrupts. Writing a logic "1"
to an interrupt-enable bit (Register B; Bit 6 = PIE;
Bit 5 = AIE; Bit 4 = UIE) permits an interrupt to be
initialized when the event occurs. A zero in an in-
terrupt-enable bit prohibits the IRQ pin from being
asserted from that interrupt condition. If an inter-
rupt flag is already set when an interrupt is en-
abled, IRQ is immediately set at an active level,
although the interrupt initiating the event may have
occurred much earlier. As a result, there are cases
where the program should clear such earlier initi-
ated interrupts before first enabling new interrupts.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com