M50LPW002 datasheet(4/39 Pages) STMICROELECTRONICS

4 / 39 page

M50LPW002

4/39

SUMMARY DESCRIPTION

The M50LPW002 is a 2 Mbit (256Kb x8) non-vola-

tile memory that can be read, erased and repro-

grammed. These operations can be performed

using a single low voltage (3.0 to 3.6V) supply. For

fast programming and fast erasing in production

lines an optional 12V power supply can be used to

reduce the programming and the erasing times.

The memory is divided into blocks that can be

erased independently so it is possible to preserve

valid data while old data is erased. Blocks can be

protected individually to prevent accidental Pro-

gram or Erase commands from modifying the

memory. Program and Erase commands are writ-

ten to the Command Interface of the memory. An

on-chip Program/Erase Controller simplifies the

process of programming or erasing the memory by

taking care of all of the special operations that are

required to update the memory contents. The end

of a program or erase operation can be detected

and any error conditions identified. The command

set required to control the memory is consistent

with JEDEC standards.

The device features an asymmetrical blocked ar-

chitecture. The device has an array of 7 blocks:

1 Boot Block of 16 KByte

2 Parameter Blocks of 8 KByte each

1 Main Block of 32 KByte

3 Main Blocks of 64 KByte each

Two different bus interfaces are supported by the

memory. The primary interface is the Low Pin

Count (or LPC) Standard Interface. This has been

designed to remove the need for the ISA bus in

current PC Chipsets; the M50LPW002 acts as the

PC BIOS on the Low Pin Count bus for these PC

Chipsets.

The secondary interface, the Address/Address

Multiplexed (or A/A Mux) Interface, is designed to

be compatible with current Flash Programmers for

production line programming prior to fitting to a PC

Motherboard.

The memory is delivered with all the bits erased

(set to 1).

Figure 2. PLCC Connections

Note: Pins 27 and 28 are not internally connected.

AI05744

LFRAME

ID1

ID0

LAD0

GPI1

TBL

ID3

ID2

GPI0

VSS

VCC

RFU

M50LPW002

IC (VIL)

INIT

RFU

DQ0

VSS

VCC

DQ7

IC (VIH)

A/A Mux

M50LPW002 数据表(PDF) 4 Page - STMicroelectronics

M50LPW002 数据表(HTML) 4 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载