37/39

M50LPW002

PART NUMBERING

Table 27. Ordering Information Scheme

Devices are shipped from the factory with the memory content bits erased to 1. For a list of available op-

tions (Speed, Package, etc...) or for further information on any aspect of this device, please contact your

nearest ST Sales Office.

Example:

M50LPW002

K

1

T

Device Type

M50

Architecture

LP = Low Pin Count Interface

Operating Voltage

W = 3.0 to 3.6V

Device Function

002 = 2 Mbit (256Kb x8), Boot Block

Package

K = PLCC32

Temperature Range

1 = 0 to 70 °C

5 = –20 to 85°C

Option

T = Tape & Reel Packing