AM261...ZNC datasheet(103/218 Pages) TI2

103 / 218 page

6.11.2 Power Supply Sequencing

This section describes power supply sequencing required to ensure proper device operation.

Note

Please note that depending on the speed grade of the device, the VDD core voltage supply is

different. This section uses the 1.2V/1.25V notation to reference this difference. For your specific

device, please reference Recommended Operating Connections and Operating Performance Points

for more information.

6.11.2.1 Power-On and Reset Sequencing

As with previous AM26x devices, AM261x has no sequencing requirement with respect to the primary core

digital VDD 1.2V/1.25V and I/O power 3.3V rails. There are two on-die LDO that are supplied through the

VDDS33 and VDDA33 power nets respectively. These on-die LDO generate the required VDDS1V8 and

VDDA1V8 1.8V digital and analog power. The AM261x does require the minimum ramp time be respected

for 3.3V power-on. Additional PORz and SOP boot mode latch timing must be respected by the EVM design as

well. Power-On Sequencing describes the device power-on sequencing.

Table 6-2. AM261x Power-On Sequencing

PARAMETER

MIN

MAX

UNIT

tRAMP_3V3

Minimal ramp time for the 3.3V digital VDDSHV_x power nets. Measured from GND to

VDDSHV_x 3,.V nominal

100

–

μs

tRAMP_1V8

Minimal ramp time for the 1.8V digital VDDSHV_x power nets. Measured from GND to

VDDSHV_x 1.8V nominal.

100

–

μs

tRAMP_1V2

Minimal ramp time for the 1.2V/1.25V core digital VDD and power nets. Measured from

GND to VDD 1.2V/1.25V nominal.

100

–

μs

tDELAY_3V3

Minimal delay between when the VDDSHV_x 3.3V power is at nominal voltage until the

VDDSHV_x 1.8V and VDD 1.2V/1.25V nets are enabled.

(1)

–

μs

tDELAY_PG

Minimal time between when VDDSHV_x 3.3V, VDDSHV_x 1.8V and VDD 1.2V/1.25V

rails are all detected valid at nominal voltage before PORz signal can be transitioned

from low to high voltage.

–

μs

tSOP_Sampled

Time from PORz de-assertion until the SOP[3:0] pins are sampled. This is a device

internal pentameter. Sampling happens when the internally generated supplies are

stable. For information only. Refer to TSU_SOP and TH_SOP parameters for application

usage.

–

μs

tSU_SOP

Setup time for SOP relative to PORz assertion.

–

μs

tH_SOP

Hold time for SOP relative to WARMRSTn deassertion.

–

μs

tWARMRSTn

Time from PORz de-assertion until the device de-asserts the WARMRESETn signal.

2.0

–

(1)

When using 1.8V OSPI flash, there is a minimum tDELAY_3V3 value of 50μs.

www.ti.com

AM2612, AM2611, AM2611-Q1, AM2612-Q1

SPRSPA7C – SEPTEMBER 2024 – REVISED JULY 2025

Submit Document Feedback

103

Product Folder Links: AM2612 AM2611 AM2611-Q1 AM2612-Q1

AM261...ZNC 数据表(PDF) 103 Page - Texas Instruments

AM261...ZNC 数据表(HTML) 103 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载