数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM261...ZCZQ1 数据表(PDF) 160 Page - Texas Instruments

部件名 AM261...ZCZQ1
功能描述  AM261x Sitara™ Microcontrollers
PDF  218 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

AM261...ZCZQ1 数据表(HTML) 160 Page - Texas Instruments

Back Button AM261...ZCZQ1 Datasheet HTML 156Page - Texas Instruments AM261...ZCZQ1 Datasheet HTML 157Page - Texas Instruments AM261...ZCZQ1 Datasheet HTML 158Page - Texas Instruments AM261...ZCZQ1 Datasheet HTML 159Page - Texas Instruments AM261...ZCZQ1 Datasheet HTML 160Page - Texas Instruments AM261...ZCZQ1 Datasheet HTML 161Page - Texas Instruments AM261...ZCZQ1 Datasheet HTML 162Page - Texas Instruments AM261...ZCZQ1 Datasheet HTML 163Page - Texas Instruments AM261...ZCZQ1 Datasheet HTML 164Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 218 page
background image
tO16t
tO16t
O15
O15
OSPI_DQS
OSPI_D[i:0]
Figure 6-54. OSPI Timing Requirements – PHY DDR with External Board Loopback or DQS
6.11.5.13.2.2.2.3 OSPI0 Switching Characteristics - PHY DDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O1
tc(CLK)
Cycle time, OSPI_CLK
12.5
ns
O2
tw(CLKL)
Pulse duration, OSPI_CLK low
0.475P(1) - 0.3
ns
O3
tw(CLKH)
Pulse duration, OSPI_CLK high
0.475P(1) - 0.3
ns
O4
td(CSn-CLK)
Delay time, OSPI_CSn[1:0] active edge
to OSPI_CLK rising edge
0.475P(1) - (0.975
× M(2) × R(4))
0.525P(1) - (1.025
× M(2) × R(4)) + 7
ns
O5
td(CLK-CSn)
Delay time, OSPI_CLK rising edge to
OSPI_CSn[1:0] inactive edge
0.475P(1) + (0.975
× N(3) × R(4)) - 7
0.525P(1) + (1.025
× N(3) × R(4))
ns
O6
td(CLK-D)
Delay time, OSPI_CLK active edge to
OSPI_D[7:0] transition
1.8V
–1.45
–3.4
ns
3.3V
–1.45
–3.6
ns
(1)
P = OSPI_CLK cycle time = SCLK period in ns
(2)
M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(3)
N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(4)
R = REFCLK cycle time in ns
tO4t
tO3t
tO5t
tO2t
tO1t
O6
O6
OSPI_CSn
OSPI_CLK
OSPI_D[i:0]
Figure 6-55. OSPI Switching Characteristics – PHY DDR
6.11.5.13.2.3 OSPI1 Without Data Training
Note
Timing parameters defined in this section are only applicable for the OSPI1 interface when data
training is not implemented and DLL delays are configured as described in OSPI1 DLL Delay Mapping
for PHY SDR Timing Modes and OSPI1 DLL Delay Mapping for PHY DDR Timing Modes.
6.11.5.13.2.3.1 OSPI1 PHY SDR Timing
6.11.5.13.2.3.1.1 OSPI1 DLL Delay Mapping for PHY SDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT
FIELD
DELAY VALUE
Transmit
1.8V
PHY_CONFIG_TX_DLL_DELAY_FLD
0x20
AM2612, AM2611, AM2611-Q1, AM2612-Q1
SPRSPA7C – SEPTEMBER 2024 – REVISED JULY 2025
www.ti.com
160
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: AM2612 AM2611 AM2611-Q1 AM2612-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com