数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM261...ZEJ 数据表(PDF) 121 Page - Texas Instruments

部件名 AM261...ZEJ
功能描述  AM261x Sitara™ Microcontrollers
PDF  218 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

AM261...ZEJ 数据表(HTML) 121 Page - Texas Instruments

Back Button AM261...ZEJ Datasheet HTML 117Page - Texas Instruments AM261...ZEJ Datasheet HTML 118Page - Texas Instruments AM261...ZEJ Datasheet HTML 119Page - Texas Instruments AM261...ZEJ Datasheet HTML 120Page - Texas Instruments AM261...ZEJ Datasheet HTML 121Page - Texas Instruments AM261...ZEJ Datasheet HTML 122Page - Texas Instruments AM261...ZEJ Datasheet HTML 123Page - Texas Instruments AM261...ZEJ Datasheet HTML 124Page - Texas Instruments AM261...ZEJ Datasheet HTML 125Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 218 page
background image
6.11.5.5 Fast Serial Interface (FSI)
Note
The device has multiple FSI modules. FSIn is a generic prefix applied to FSI signal names, where n
represents the specific FSI module.
For more information, see Fast Serial Interface section in the device TRM.
6.11.5.5.1 FSI Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input Slew Rate
0.8
4
V/ns
OUTPUT CONDITIONS
CL
Output Load Capacitance
1
7
pF
6.11.5.5.2 FSIRX Timing Requirements
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
FSIR1
tc(RX_CLK)
Cycle time, FSIRXn_CLK
16.67
ns
FSIR2
tw(RX_CLK)
Pulse width, FSIRXn_CLK low or
FSIRXn_CLK high
0.35P(1) – 1
0.65P(1) + 1
ns
FSIR3
tsu(RX_D–RX_CLK)
Setup time, FSIRXn_D[0:1] valid before
FSIRXn_CLK
1.7
ns
FSIR4
th(RX_CLK–RX_D)
Hold time with respect to both edges of
FSIRXn_CLK
2
ns
(1)
P = Tc(RXCLK) = RX Interface clock period in ns.
FSI_RXn_CLK
FSIR2
FSIR1
FSIR3
FSI_RXn_D0
FSI_RXn_D1
FSIR4
FSIR2
Figure 6-23. FSI Timing Requirements
6.11.5.5.3 FSIRX Switching Characteristics
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
FSIR5
td(RX_CLK)
FSIRXn_CLK delay compensation at
RX_DLYLINE_CTRL[RXCLK_DLY]=31
10
30
ns
FSIR6
td(RX_D0)
FSIRXn_D0 delay compensation at
RX_DLYLINE_CTRL[RXCLK_DLY]=31
10
30
ns
FSIR7
td(RX_D1)
FSIRXn_D1 delay compensation at
RX_DLYLINE_CTRL[RXCLK_DLY]=31
10
30
ns
FSIR8
td(DELAY_ELEMENT)
Incremental delay of each delay line
element for FSIRXn_CLK, FSIRXn_D0, and
FSIRXn_D1
0.3
1
ns
www.ti.com
AM2612, AM2611, AM2611-Q1, AM2612-Q1
SPRSPA7C – SEPTEMBER 2024 – REVISED JULY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
121
Product Folder Links: AM2612 AM2611 AM2611-Q1 AM2612-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com