数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AS1105 数据表(PDF) 6 Page - ams-OSRAM AG

部件名 AS1105
功能描述  Serially Interfaced, 4-Digit LED Driver
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMSOSRAM [ams-OSRAM AG]
网页  https://ams-osram.com/
标志 AMSOSRAM - ams-OSRAM AG

AS1105 数据表(HTML) 6 Page - ams-OSRAM AG

Back Button AS1105 Datasheet HTML 2Page - ams-OSRAM AG AS1105 Datasheet HTML 3Page - ams-OSRAM AG AS1105 Datasheet HTML 4Page - ams-OSRAM AG AS1105 Datasheet HTML 5Page - ams-OSRAM AG AS1105 Datasheet HTML 6Page - ams-OSRAM AG AS1105 Datasheet HTML 7Page - ams-OSRAM AG AS1105 Datasheet HTML 8Page - ams-OSRAM AG AS1105 Datasheet HTML 9Page - ams-OSRAM AG AS1105 Datasheet HTML 10Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
www.ams.com/LED-Driver-ICs/AS1105
Revision 1.36
4 - 15
AS1105
Datasheet - Electrical Character i s t ics
6 Electrical Characteristics
VDD = 5V, RSET = 9.53k
Ω±1%, TA = TMIN to TMAX, unless otherwise noted.
Table 3. Electrical Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VDD
Operating Supply Voltage
4.0
5.0
5.5
V
IDDSD
Shutdown Supply Current
All digital inputs at VDD or GND,
TA = +25ºC
20
50
µA
IDD
Operating Supply Current
RSET = open circuit
500
µA
All segments and decimal point on,
ISEG = -40mA
330
mA
fOSC
Display Scan Rate
500
800
1300
Hz
IDIGIT
Digit Drive Sink Current
VOUT = 0.65V
320
mA
ISEG
Segment Drive Source Current
TA = +25ºC, VOUT = (VDD -1V)
-30
-40
-45
mA
ΔISEG
Segment Drive Current Matching
3.0
%
IDIGIT
Digit Drive Source Current
Digit off, VDIGIT = (VDD -0.3V)
-2
mA
ISEG
Segment Drive Sink Current
Segment off, VSEG = 0.3V
5
mA
Logic Inputs
IIH, IIL
Input Current DIN, CLK, LOAD
VIN = 0V or VDD
-1
1
µA
VIH
Logic High Input Voltage
3.5
V
VIL
Logic Low Input Voltage
0.8
V
VOH
Output High Voltage
DOUT, ISOURCE = -1mA
VDD - 1
V
VOL
Output Low Voltage
DOUT, ISINK = 1.6mA
0.4
V
Hysteresis Voltage
DIN, CLK, LOAD
1
V
Timing Characteristics
tCP
CLK Clock Period
100
ns
tCH
CLK Pulse Width High
50
ns
tCL
CLK Pulse Width Low
50
ns
tCSH
CLK Rise to LOAD Rise Hold Time
0
ns
tDS
DIN Setup Time
25
ns
tDH
DIN Hold Time
0
ns
tDO
Output Data Propagation Delay
CLOAD = 50pF
25
ns
tLDCK
LOAD Rising Edge to Next Clock
Rising Edge
50
ns
tCSW
Minimum LOAD Pulse High
50
ns
tDSPD
Data-to-Segment Delay
2.25
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com