| 数据搜索系统,热门电子元器件搜索 |
|
AS7050 数据表(PDF) 14 Page - ams-OSRAM AG |
|
|
|||||||||||||||||||||||||||||
AS7050 数据表(HTML) 14 Page - ams-OSRAM AG |
|
14 / 20 page ![]() Document Feedback AS7050 Electrical Characteristics Short Datasheet • PUBLIC DS001051 • v1-00 • 2022-Mar-31 19 │ 13 Symbol Parameter Conditions Min Typ Max Unit Analog Front End VOUT_DAC Output voltage DAC dac_value<9:0> 0x3FF REF_ADC=1.6 V 1.6 V VOUT_AFE Output voltage range AFE 0.3 1.4 V RRANGE Bias resistor trimming range Across process and voltage corners, 25 °C 500 kΩ CGPIO Load capacitance GPIO1/2 50 pF LDO VLDO HV power supply if LDO_EN >1.26 V 2.3 5.5 V if LDO_EN < 0.56 V VDD V VLDO1V8 Output voltage Output voltage in operating mode 1.8 V CLDO Output capacitance External blocking capacitance 1 µF GPIO VIH Input high Switching threshold while rising edge of input signal is introduced 0.54 1.26 V VIL Input low Switching threshold while falling edge of input signal is introduced 0.54 1.26 V VOH Output high Pin’s source load current is 2 mA condition: E2=E4=”1” (full available driver strength) VDDIO-0.4 V VOL Output low Pin’s sink load current is 2 mA condition: E2=E4=”1” (full available driver strength) 0.4 V SDA_MOSI, SCL, EXTCLK, CSXN, IFSEL, LDO_EN VIH Input high Switching threshold while rising edge of input signal is introduced 0.54 1.26 V |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |