AS7343 datasheet(27/58 Pages) AMSOSRAM

27 / 58 page

Document Feedback

AS7343

Datasheet

• PUBLIC

DS001046

• v6-00 • 2023-Jun-07

│ 26

Addr: 0xCD

LED

Bit

Bit Name

Default

Access

Bit Description

……

111 1110: 256 mA

111 1111: 258 mA

INTENAB Register (Address 0xF9)

Figure 24:

INTENAB Register

Addr: 0xF9

INTENAB

Bit

Bit Name

Default

Access

Bit Description

ASIEN

Spectral and Flicker Detect Saturation Interrupt

Enable.

When asserted permits saturation interrupts to be

generated.

6:4

Reserved

SP_IEN

Spectral Interrupt Enable.

When asserted permits interrupts to be generated,

subject to the spectral thresholds and persistence

filter. Bit is mirrored in the ENABLE register.

F_IEN

FIFO Buffer Interrupt Enable.

When asserted permits interrupt to be generated

when FIFO_LVL exceeds the FIFO threshold

condition.

Reserved

SIEN

System Interrupt Enable.

When asserted permits system interrupts to be

generated. Indicates that flicker detection status has

changed or SMUX operation has finished.

CONTROL Register (Address 0xFA)

Figure 25:

CONTROL Register

Addr: 0xFA

CONTROL

Bit

Bit Name

Default

Access

Bit Description

7:4

Reserved

SW_RESET

Software Reset

When set the device will force a power on reset.

SP_MAN_AZ

Spectral Engine Manual Autozero.

AS7343 数据表(PDF) 27 Page - ams-OSRAM AG

AS7343 数据表(HTML) 27 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表下载

链接网址

AS7343 数据表(PDF) 27 Page - ams-OSRAM AG

AS7343 数据表(HTML) 27 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

数据表 下载

链接网址

数据表下载