数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

SA316-RX 数据表(PDF) 12 Page - NiceRF Wireless Technology Co., Ltd.

部件名 SA316-RX
功能描述  Small size, stamp-hole design for embedding
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  G-NICE [NiceRF Wireless Technology Co., Ltd.]
网页  https://www.nicerf.com/
标志 G-NICE - NiceRF Wireless Technology Co., Ltd.

SA316-RX 数据表(HTML) 12 Page - NiceRF Wireless Technology Co., Ltd.

Back Button SA316-RX Datasheet HTML 5Page - NiceRF Wireless Technology Co., Ltd. SA316-RX Datasheet HTML 6Page - NiceRF Wireless Technology Co., Ltd. SA316-RX Datasheet HTML 7Page - NiceRF Wireless Technology Co., Ltd. SA316-RX Datasheet HTML 8Page - NiceRF Wireless Technology Co., Ltd. SA316-RX Datasheet HTML 9Page - NiceRF Wireless Technology Co., Ltd. SA316-RX Datasheet HTML 10Page - NiceRF Wireless Technology Co., Ltd. SA316-RX Datasheet HTML 11Page - NiceRF Wireless Technology Co., Ltd. SA316-RX Datasheet HTML 12Page - NiceRF Wireless Technology Co., Ltd. SA316-RX Datasheet HTML 13Page - NiceRF Wireless Technology Co., Ltd.  
Zoom Inzoom in Zoom Outzoom out
 12 / 13 page
background image
www.nicerf.com
SA316S
NiceRF Wireless Technology Co., Ltd.
Rev 1.8
- 12 -
sales@nicerf.com
Pin NO.
Pin
name
I/O
Level
standard
Description
1
VCC
+3.3V
Power positive input (2.8V-3.6V, typical 3.3V)
2，7，9,13,16,
19,21,23,25,27
GND
0V
Connect to the negative pole of the power supply
3
TXD
O
0-3.3V
Serial data output
4
RXD
I
0-3.3V
Serial data input
5
SET
I
0-3.3V
Function temporarily reserved
6
CS
I
0-3.3V
Module sleep pin (low level work, high level sleep)
8
LED
O
0-3.3V
Output indication, output high after receiving signal,
low when no signal
10
GPIO4
I/0
0-3.3V
GPIO4 of the built-in audio chip
11
GPIO3
I/O
0-3.3V
The GPIO3 of the built-in audio chip can be configured
as MCLK when using I2S mode
12
GPIO2
I/O
0-3.3V
The GPIO2 of the built-in audio chip can be configured
as SDIO when using I2S mode
15
ANT
I
RF signal input, connect to 50 ohm antenna
17
GPIO1
I/O
0-3.3V
The GPIO1 of the built-in audio chip can be configured
as SCK when using I2S mode
18
GPIO0
I/O
0-3.3V
The GPIO0 of the built-in audio chip can be configured
as LRCK when using I2S mode
20
AOL+
O
Chip audio output negative terminal (up to 600mVrms)
22
AOR+
0
Chip audio output positive terminal (up to 600mVrms)
24 LOUL LOUT+
O
The amplified audio output is the left channel output,
which can directly drive headphones after connecting
100UF capacitors in series
26
ROUT+
O
The amplified audio output is the right channel output,
which can directly drive the headphones after
connecting a 100UF capacitor in series
28
VOL_ADJ
I
Volume adjustment pin, external 50K ohm adjustable
potentiometer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com