| 数据搜索系统,热门电子元器件搜索 |
|
M9346-RDS6T 数据表(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M9346-RDS6T 数据表(HTML) 24 Page - STMicroelectronics |
|
24 / 34 page ![]() M93S66, M93S56, M93S46 24/34 Table 18. AC Characteristics (M93Sx6-W, Device Grade 3) Note: 1. tCHCL + tCLCH ≥ 1 / fC. 2. Chip Select Input (S) must be brought Low for a minimum of tSLSH between consecutive instruction cycles. 3. New product: identified by Process Identification letter W or G. Test conditions specified in Table 9. and Table 6. Symbol Alt. Parameter Min.3 Max.3 Unit fC fSK Clock Frequency D.C. 2 MHz tPRVCH tPRES Protect Enable Valid to Clock High 50 ns tWVCH tPES Write Enable Valid to Clock High 50 ns tCLPRX tPREH Clock Low to Protect Enable Transition 0 ns tSLWX tPEH Chip Select Low to Write Enable Transition 250 ns tSLCH Chip Select Low to Clock High 50 ns tSHCH tCSS Chip Select Set-up Time 50 ns tSLSH 2 tCS Chip Select Low to Chip Select High 200 ns tCHCL 1 tSKH Clock High Time 200 ns tCLCH 1 tSKL Clock Low Time 200 ns tDVCH tDIS Data In Set-up Time 50 ns tCHDX tDIH Data In Hold Time 50 ns tCLSH tSKS Clock Set-up Time (relative to S) 50 ns tCLSL tCSH Chip Select Hold Time 0 ns tSHQV tSV Chip Select to Ready/Busy Status 200 ns tSLQZ tDF Chip Select Low to Output Hi-Z 100 ns tCHQL tPD0 Delay to Output Low 200 ns tCHQV tPD1 Delay to Output Valid 200 ns tW tWP Erase/Write Cycle time 5 ms |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |